Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp651909rwr; Fri, 5 May 2023 03:01:24 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ55J2k4iU4Qj3CAMELQyjTdYM/Q6mn4m8UZ/Ujf38x+2m90vC9ozIID0JOI3kNh2cGK2u5U X-Received: by 2002:a05:6a00:b96:b0:640:da6d:bdc7 with SMTP id g22-20020a056a000b9600b00640da6dbdc7mr1615064pfj.33.1683280883930; Fri, 05 May 2023 03:01:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683280883; cv=none; d=google.com; s=arc-20160816; b=JkyLwcD+EGIg9p2DGE8PypgfFOzHh4j7BWZ67kNr/uWzrQlUN7yggARedqhUAzbyRj OomRrEi/qZ5mzl7tQnuX5EEAgf3SXQzSfkM4+ec133TRQ1KgYB4kjP7zsgnsHTad8lXE VW93uRZNCKyxFJmuV0rTSqFYMwbTW/cytDRkAuJLKIdn21wbIGqmRckNKakptVLhPVNz d/rl1fE1UbCfp/efXbEetnHwK5ZwD1Ua68rspQl8mT928zGw/Yoisv/+5ZfSJRkR0B9E TlWEO0To8TctDof776Ev+3K6B0o4m19A+r14n2IMwKlcktgnPsEZS3w412db9CcegFub w9yA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=MM6g2assaoeNu6KDIT9mx4Mgh7ikUGEipJAfiIXirro=; b=xt9IENJp7bdd2MiGnqG3YU4djDWB5bgk1MJvShwRnKv/y4Rgiv4fX1Jfq6KDpMe6XO 4gEBVwbV+NcmFgo+MmpF7i+KQzTI4PoPYI3xEZhp8HpeIGSnZ6ObUmUYksameZNzblnJ unJJ92BWcSzLDaHkm/a8pD0uZK2j4hyGVqKeHv48JUjxIzbOsN6lkZmjr/JQkIkcyj0/ 6DJ4uRmKgDEP9JxvOuJs7kKCfTOEKNu+N04SXKRE8qT1xsGEDGYcu00lbA5tnRvHxukr o7bACHipyf2e6VFoCQ6/YOIhjxaSWJoryvEObqkCir82+w78pdabkTZSE53s+EcHdge3 550g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hr1BI1eY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k186-20020a633dc3000000b0051ba16c35c9si1877149pga.155.2023.05.05.03.00.56; Fri, 05 May 2023 03:01:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hr1BI1eY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231659AbjEEJb0 (ORCPT + 99 others); Fri, 5 May 2023 05:31:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40806 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231636AbjEEJbY (ORCPT ); Fri, 5 May 2023 05:31:24 -0400 Received: from mail-yw1-x1129.google.com (mail-yw1-x1129.google.com [IPv6:2607:f8b0:4864:20::1129]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9FEB83C20 for ; Fri, 5 May 2023 02:31:22 -0700 (PDT) Received: by mail-yw1-x1129.google.com with SMTP id 00721157ae682-559e53d1195so21675457b3.2 for ; Fri, 05 May 2023 02:31:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1683279082; x=1685871082; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=MM6g2assaoeNu6KDIT9mx4Mgh7ikUGEipJAfiIXirro=; b=hr1BI1eYDnuD0l6OEi7qrem4Otn1cEyr3qS/rM81Jd4MgMmDfFcgxtVg6NMwxoiUT4 a4J+K7+JDRj9e/2ZJmBmz0Bm9byKSj+a18T5e6GTNc/fb7VfR4+W5ZjmcfzsfjLsEo4X 4NB4H++DT/cvMDiLK9bLUjKdKkVSN8y5E75+QDeuHaUuTHqkdzKsGxOVLSV58SKPzGZ2 2zYwsonY3CFSs33GNTp/Exh7Pxe5H8ysno8vvBE693Tm4jykl6fJTGifFK4L6utP3kNu XM8uGexR+0hD542hgfxsaklEdAhPIy69emi9bpATeQOCyKpm1s1A4rfkqY76fjS6t+03 FNTQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1683279082; x=1685871082; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=MM6g2assaoeNu6KDIT9mx4Mgh7ikUGEipJAfiIXirro=; b=hi6SZRxnrCtFNFVXuU0QCzkETM+GG1nHbqmq/CoADq6p3oAh2AmhNloI23tK53nDTY /RkaItjZNVf9O0NBRGtAKk+Ns5Nf9LIo01q+UdeU1GTdbROrF5mn2Botp+awkbn9M0lg Mt0+9DTdo+c+mXA0/0iLsEa6FCG6+EXzb4ZZ1AAraW75o/NHKcz1q+z7iBZkD/+2a9w6 0OkCLei0wvMJKQknS/DVwGhqLGVW1y1QaUmEt+vNQRtHtKido6tVtsnV2PmufvjqS41N bvY7ep6duYvbzkX9Pyntzog6InmNedNj2r95ly1sSMSC/aF4jFLZDNu8iaq7oy9erkKj a8Ug== X-Gm-Message-State: AC+VfDz1IoQFBr60wawqTj0hAvoYR6wJvO/sGk+JoMlGKxJeJrGluAdk evmjThGHAeV65ozkhacEVoJ2fRpzobfyzI/py6zALA== X-Received: by 2002:a0d:d9d4:0:b0:54f:8cf7:c117 with SMTP id b203-20020a0dd9d4000000b0054f8cf7c117mr919139ywe.45.1683279081737; Fri, 05 May 2023 02:31:21 -0700 (PDT) MIME-Version: 1.0 References: In-Reply-To: From: Dmitry Baryshkov Date: Fri, 5 May 2023 12:31:11 +0300 Message-ID: Subject: Re: [PATCH v10 7/9] arm64: dts: qcom: ipq9574: Add USB related nodes To: Varadarajan Narayanan Cc: agross@kernel.org, andersson@kernel.org, konrad.dybcio@linaro.org, vkoul@kernel.org, kishon@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, gregkh@linuxfoundation.org, mturquette@baylibre.com, sboyd@kernel.org, quic_wcheng@quicinc.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 5 May 2023 at 11:23, Varadarajan Narayanan wrote: > > Add USB phy and controller related nodes > > SS PHY need two supplies and HS PHY needs three supplies. 0.925V > and 3.3V are from fixed regulators and 1.8V is generated from > PMIC's LDO > > Signed-off-by: Varadarajan Narayanan > --- > Changes in v10: > - Fix regulator definitions > Changes in v8: > - Change clocks order to match the bindings > Changes in v7: > - Change com_aux -> cfg_ahb > Changes in v6: > - Introduce fixed regulators for the phy > - Resolved all 'make dtbs_check' messages > > Changes in v5: > - Fix additional comments > - Edit nodes to match with qcom,sc8280xp-qmp-usb3-uni-phy.yaml > - 'make dtbs_check' giving the following messages since > ipq9574 doesn't have power domains. Hope this is ok > > /local/mnt/workspace/varada/varda-linux/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dtb: phy@7d000: 'power-domains' is a required property > From schema: /local/mnt/workspace/varada/varda-linux/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb3-uni-phy.yaml > /local/mnt/workspace/varada/varda-linux/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dtb: usb@8a00000: 'power-domains' is a required property > From schema: /local/mnt/workspace/varada/varda-linux/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml > > Changes in v4: > - Use newer bindings without subnodes > - Fix coding style issues > > Changes in v3: > - Insert the nodes at proper location > > Changes in v2: > - Fixed issues flagged by Krzysztof > - Fix issues reported by make dtbs_check > - Remove NOC related clocks (to be added with proper > interconnect support) > --- > arch/arm64/boot/dts/qcom/ipq9574.dtsi | 104 ++++++++++++++++++++++++++++++++++ > 1 file changed, 104 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi > index 93b4ba9..84b80cc 100644 > --- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi > +++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi > @@ -150,6 +150,24 @@ > method = "smc"; > }; > > + fixed_3p3: s3300 { > + compatible = "regulator-fixed"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-boot-on; > + regulator-always-on; > + regulator-name = "fixed_3p3"; > + }; > + > + fixed_0p925: s0925 { > + compatible = "regulator-fixed"; > + regulator-min-microvolt = <925000>; > + regulator-max-microvolt = <925000>; > + regulator-boot-on; > + regulator-always-on; > + regulator-name = "fixed_0p925"; > + }; > + > reserved-memory { > #address-cells = <2>; > #size-cells = <2>; > @@ -191,6 +209,45 @@ > reg = <0x00060000 0x6000>; > }; > > + usb_0_qusbphy: phy@7b000 { > + compatible = "qcom,ipq9574-qusb2-phy"; > + reg = <0x0007b000 0x180>; > + #phy-cells = <0>; > + > + clocks = <&gcc GCC_USB0_PHY_CFG_AHB_CLK>, > + <&xo_board_clk>; > + clock-names = "cfg_ahb", > + "ref"; > + > + resets = <&gcc GCC_QUSB2_0_PHY_BCR>; > + status = "disabled"; > + }; > + > + usb_0_qmpphy: phy@7d000 { > + compatible = "qcom,ipq9574-qmp-usb3-phy"; > + reg = <0x0007d000 0xa00>; > + #phy-cells = <0>; > + > + clocks = <&gcc GCC_USB0_AUX_CLK>, > + <&xo_board_clk>, > + <&gcc GCC_USB0_PHY_CFG_AHB_CLK>, > + <&gcc GCC_USB0_PIPE_CLK>; > + clock-names = "aux", > + "ref", > + "cfg_ahb", > + "pipe"; > + > + resets = <&gcc GCC_USB0_PHY_BCR>, > + <&gcc GCC_USB3PHY_0_PHY_BCR>; > + reset-names = "phy", > + "phy_phy"; > + > + status = "disabled"; > + > + #clock-cells = <0>; > + clock-output-names = "usb0_pipe_clk"; > + }; > + > pcie0_phy: phy@84000 { > compatible = "qcom,ipq9574-qmp-gen3x1-pcie-phy"; > reg = <0x00084000 0x1000>; > @@ -560,6 +617,53 @@ > status = "disabled"; > }; > > + usb3: usb@8a00000 { > + compatible = "qcom,ipq9574-dwc3", "qcom,dwc3"; > + reg = <0x08af8800 0x400>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges; > + > + clocks = <&gcc GCC_SNOC_USB_CLK>, > + <&gcc GCC_USB0_MASTER_CLK>, > + <&gcc GCC_ANOC_USB_AXI_CLK>, > + <&gcc GCC_USB0_SLEEP_CLK>, > + <&gcc GCC_USB0_MOCK_UTMI_CLK>; > + > + clock-names = "cfg_noc", > + "core", > + "iface", > + "sleep", > + "mock_utmi"; > + > + assigned-clocks = <&gcc GCC_USB0_MASTER_CLK>, > + <&gcc GCC_USB0_MOCK_UTMI_CLK>; > + assigned-clock-rates = <200000000>, > + <24000000>; > + > + interrupts-extended = <&intc GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>; > + interrupt-names = "pwr_event"; > + > + resets = <&gcc GCC_USB_BCR>; > + status = "disabled"; > + > + dwc_0: usb@8a00000 { As I wrote in the other email, this better have the usb_0_dwc3 alias. With that fixed: Reviewed-by: Dmitry Baryshkov > + compatible = "snps,dwc3"; > + reg = <0x8a00000 0xcd00>; > + clocks = <&gcc GCC_USB0_MOCK_UTMI_CLK>; > + clock-names = "ref"; > + interrupts = ; > + phys = <&usb_0_qusbphy>, <&usb_0_qmpphy>; > + phy-names = "usb2-phy", "usb3-phy"; > + tx-fifo-resize; > + snps,is-utmi-l1-suspend; > + snps,hird-threshold = /bits/ 8 <0x0>; > + snps,dis_u2_susphy_quirk; > + snps,dis_u3_susphy_quirk; > + dr_mode = "host"; > + }; > + }; > + > intc: interrupt-controller@b000000 { > compatible = "qcom,msm-qgic2"; > reg = <0x0b000000 0x1000>, /* GICD */ > -- > 2.7.4 > -- With best wishes Dmitry