Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp4168751rwr; Mon, 8 May 2023 04:08:03 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5iyPkpQHz7VOwpjpSzB0OWX9EzxunYRz5CiA05FY3cUeJ+nS6FCZCq7IEPgQsLuJPRfHKv X-Received: by 2002:a05:6a00:1303:b0:63b:817f:664 with SMTP id j3-20020a056a00130300b0063b817f0664mr12460770pfu.22.1683544082671; Mon, 08 May 2023 04:08:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683544082; cv=none; d=google.com; s=arc-20160816; b=OFyMl/eq3YmtcFDMkXk049SaoDmahsJW6YlNlJpLhK0MdLzdkRcysoDaDUqSTL+HbK PoZOYOd//gyU2RVE41MmDK1f9Yr7g2WujVvzOKJxDhmTf8XgO4+RVfvc3tC8iAcrfQqF /XJ+OvtMKm7fFEQ8hnR1y3TLzPHiARh7/qVxzjDF8bGcC28guowDv7bisy1ABDvZN0UE E9HNoovGt95DTN5Ply7hqOoU4F3io0olY54ohQFbHnTIHQDb4rlW0x4afJ48dx//YiB7 lvTBPC5KhQpm2qGFiuhdl4hFMorermg4YLIk/yrYQrGRSU5sLoCdBhK65cjObHXbVvZy ld7Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=czRpN/o1jPY0oARe3MxtS5GTTljaYzLekBMZQmnBX8s=; b=d6UCR6hTeavcSfSMux+b48ic4/1Zl2xQ7AaVZTERSQ4Cxd2ule6wCxH25LTQSWOvtx QlEYL4JBiR0qIEUMBWNszQg2N21cd+QqN/d7WRRb0br5NopRgN0k0mzqciDfHw8m49dq UGWsAkPZwzepikNuf4WijfhX1lzzWM1bY6bGt7PRvKtfUoaygrY78d/R/Jaw7NzD8vjH bNNrP8maO0CNHGxwOFGWUZLgJrnB8oRoUHUBjf9zjmgG6KF5zdU5Q0nZZL5dlMRQJdjk WgBiNWVJp6foOi959z9+QUQowXf3c5kSOD/i4dIgFUGx5YjUdt/0FjifBuoibQtO3z4a El3Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=uGiYdAy6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 6-20020a630006000000b00528b78ddc06si7941909pga.455.2023.05.08.04.07.48; Mon, 08 May 2023 04:08:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=uGiYdAy6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235246AbjEHKty (ORCPT + 99 others); Mon, 8 May 2023 06:49:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47720 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235082AbjEHKtV (ORCPT ); Mon, 8 May 2023 06:49:21 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E831B2FCF0; Mon, 8 May 2023 03:48:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1683542921; x=1715078921; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=GMC5b6o2m6td8lfb/1OxOgZdILhlkruuc2UcCdFr9TY=; b=uGiYdAy6Xd9lomE71jzSXS219To4mVOdYlZVQVPUFLwxx4FP5iX8icCw M5zC9wgHqgZ1iArf6kj/eYCtwBQ+579Hn7FdW5P6Vs3JE5FUYLlotWHq1 UkHqE1q4gMaUV90IikQFWpJxf/7KqUaM5ZcjTsolLuY3Sd9iLEi10miMa 3gR4cNehyUbTXvArrI/id6R7ebpKRa1/LDLoTPlYKntRQ6+5JUhGyWB/e lHGZVIT5fTrCm6p144g2RsI0NZx3Cx195novkN5xrz7QtZBJcDxCi83eQ 6a/T5SiIKc6s3bKjVrimMFKYyi1ILw1elgASTn0JV7IPR75IawWXmh5FY w==; X-IronPort-AV: E=Sophos;i="5.99,258,1677567600"; d="scan'208";a="210139119" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 08 May 2023 03:48:38 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Mon, 8 May 2023 03:48:30 -0700 Received: from m18063-ThinkPad-T460p.mchp-main.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Mon, 8 May 2023 03:48:26 -0700 From: Claudiu Beznea To: , , , , , , CC: , , , Subject: [PATCH v2 2/5] dt-bindings: clocks: atmel,at91rm9200-pmc: convert to yaml Date: Mon, 8 May 2023 13:47:58 +0300 Message-ID: <20230508104801.445261-3-claudiu.beznea@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230508104801.445261-1-claudiu.beznea@microchip.com> References: <20230508104801.445261-1-claudiu.beznea@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Atmel PMC documentation to yaml. Signed-off-by: Claudiu Beznea --- .../devicetree/bindings/clock/at91-clock.txt | 28 ---- .../bindings/clock/atmel,at91rm9200-pmc.yaml | 154 ++++++++++++++++++ 2 files changed, 154 insertions(+), 28 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/atmel,at91rm9200-pmc.yaml diff --git a/Documentation/devicetree/bindings/clock/at91-clock.txt b/Documentation/devicetree/bindings/clock/at91-clock.txt index 13f45db3b66d..57394785d3b0 100644 --- a/Documentation/devicetree/bindings/clock/at91-clock.txt +++ b/Documentation/devicetree/bindings/clock/at91-clock.txt @@ -28,31 +28,3 @@ For example: #clock-cells = <0>; }; -Power Management Controller (PMC): - -Required properties: -- compatible : shall be "atmel,-pmc", "syscon" or - "microchip,sam9x60-pmc" - can be: at91rm9200, at91sam9260, at91sam9261, - at91sam9263, at91sam9g45, at91sam9n12, at91sam9rl, at91sam9g15, - at91sam9g25, at91sam9g35, at91sam9x25, at91sam9x35, at91sam9x5, - sama5d2, sama5d3 or sama5d4. -- #clock-cells : from common clock binding; shall be set to 2. The first entry - is the type of the clock (core, system, peripheral or generated) and the - second entry its index as provided by the datasheet -- clocks : Must contain an entry for each entry in clock-names. -- clock-names: Must include the following entries: "slow_clk", "main_xtal" - -Optional properties: -- atmel,osc-bypass : boolean property. Set this when a clock signal is directly - provided on XIN. - -For example: - pmc: pmc@f0018000 { - compatible = "atmel,sama5d4-pmc", "syscon"; - reg = <0xf0018000 0x120>; - interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; - #clock-cells = <2>; - clocks = <&clk32k>, <&main_xtal>; - clock-names = "slow_clk", "main_xtal"; - }; diff --git a/Documentation/devicetree/bindings/clock/atmel,at91rm9200-pmc.yaml b/Documentation/devicetree/bindings/clock/atmel,at91rm9200-pmc.yaml new file mode 100644 index 000000000000..58b702520600 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/atmel,at91rm9200-pmc.yaml @@ -0,0 +1,154 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/atmel,at91rm9200-pmc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel Power Management Controller (PMC) + +maintainers: + - Claudiu Beznea + +description: + The power management controller optimizes power consumption by controlling all + system and user peripheral clocks. The PMC enables/disables the clock inputs + to many of the peripherals and to the processor. + +properties: + compatible: + oneOf: + - items: + - const: atmel,at91sam9260-pmc + - const: syscon + - items: + - enum: + - atmel,at91sam9g15-pmc + - atmel,at91sam9g20-pmc + - atmel,at91sam9g25-pmc + - atmel,at91sam9g35-pmc + - atmel,at91sam9x25-pmc + - atmel,at91sam9x35-pmc + - enum: + - atmel,at91sam9260-pmc + - atmel,at91sam9x5-pmc + - const: syscon + - items: + - enum: + - atmel,at91rm9200-pmc + - atmel,at91sam9g45-pmc + - atmel,at91sam9n12-pmc + - atmel,at91sam9rl-pmc + - atmel,sama5d2-pmc + - atmel,sama5d3-pmc + - atmel,sama5d4-pmc + - microchip,sam9x60-pmc + - microchip,sama7g5-pmc + - const: syscon + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + "#clock-cells": + description: | + - 1st cell is the clock type, one of PMC_TYPE_CORE, PMC_TYPE_SYSTEM, + PMC_TYPE_PERIPHERAL, PMC_TYPE_GCK, PMC_TYPE_PROGRAMMABLE (as defined + in ) + - 2nd cell is the clock identifier as defined in + + pmc: clock-controller@f0018000 { + compatible = "atmel,sama5d4-pmc", "syscon"; + reg = <0xf0018000 0x120>; + interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; + #clock-cells = <2>; + clocks = <&clk32k>, <&main_xtal>; + clock-names = "slow_clk", "main_xtal"; + }; + +... -- 2.34.1