Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp5296121rwr; Mon, 8 May 2023 22:30:13 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6yNDIjbZs+ApeD5R95Z8nl1ccAsZ5RleoDl11R/IUKuRth6MupkD9HkVTjtH8kQBik+Kee X-Received: by 2002:a17:90a:e60e:b0:24e:1ca3:7279 with SMTP id j14-20020a17090ae60e00b0024e1ca37279mr12663885pjy.38.1683610213074; Mon, 08 May 2023 22:30:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683610213; cv=none; d=google.com; s=arc-20160816; b=O9o/YMsg74xx4PbDsPcdtTjGmwEPjTcbT61/M/5wXHlJSjBiEWRsbYY8IahKBFuQu2 d2mkO9LV3O8HQYZYffVxKPwMS62K/OgbsBjnWV1ypc9X2jOi9LC3KPA7kBKH9wvkQbnm Z67J5bTGoXWG+4pWx/8nd6Yev+soc1pYrNeM9X/fAlm1GyBISr+xwbzvTw3GaopMi8Ee CUQilKnnAC+gID+GyzedF08jIcR69N6DZ0pkWECbKHVGkbreRWPtCR7rG+JhzEF5BwZb 5e+i5OjoxgnMYh79SOEkxinVpM5i6UfDROB2s1BlvoNAw59y5D72S4VNVbg0sa+FG5YX EFnA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=6MrfuoQHrTQGhauQ7VO6xh2w8N3fvMeQIEyE7U9GA0o=; b=H9Xa7vnuS0BKVg5tPzqf2STMGZMRZr3C6WBp2NgIbpzLSgEX5xClgqN/UWQgDtYRMo H9JAg+4o4AX9kAC+sYkojh+ls2WevyhPSqrYn7zUMUNF4I0kB5upoTLFDdXKrBJDgcOB lkE0sSLC7JYssUakOsjqbWdsHWzsoqiM7/NWaHhQbXJYmAjBO88z4N71XKUfIjYHuhdH 9J8KgZ1cltnIyyBUEC4E8L1AiRVHBxdfO11m5pmFQNzEsvOiHvrwP1bJ6Q/SZdChXLq6 mJIHofpcxarsRWS+G1LQ0fnjJ1eDE/CaMC2T7AdUc/1aV9UA83Oe1r5IZ7JzJqVukHao iuXg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=fAykelNu; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id r15-20020a17090a560f00b0024770f5087csi14398192pjf.120.2023.05.08.22.29.58; Mon, 08 May 2023 22:30:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=fAykelNu; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234665AbjEIF3K (ORCPT + 99 others); Tue, 9 May 2023 01:29:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48286 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233293AbjEIF27 (ORCPT ); Tue, 9 May 2023 01:28:59 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B1D24D2C7; Mon, 8 May 2023 22:28:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1683610117; x=1715146117; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=N+P7ruCMFEnmOkQ7g7T72yIAucZDvB6nBLPKCGf1wns=; b=fAykelNuG0NH0P73Vbwadje8RjFFa6RO6zDOS4V6VK8FrE+eKjD+cSf5 YB5jwwaBAbNHPADlGZMw9cOI5osk1L6LHDoHUYOfWRDJyNJYW7LdR/emO KNAc4+ANW0h5v1Fbfqan+th295DT0tyFUCUg7uBKntwtcZzik/TBW3va+ A+1CQPvo1BBAzHQ68ars0DANNI02eYdBsS8ELPYMvHX5dT6S3T42Zk1gO 0FANcZgXkjU+WgI+BIZL2LmRr/tVrxzUWpNqeyH05wPxhAWHVYwtB1ql+ hyxMRDSQFybvefow0qFCxQjBlNQIq/EXoax+AciEtkr4H/v1hKRbaylV0 Q==; X-IronPort-AV: E=Sophos;i="5.99,261,1677567600"; d="scan'208";a="212510231" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 08 May 2023 22:28:36 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Mon, 8 May 2023 22:28:36 -0700 Received: from m18063-ThinkPad-T460p.mchp-main.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Mon, 8 May 2023 22:28:32 -0700 From: Claudiu Beznea To: , , , , , CC: , , , , Claudiu Beznea , Krzysztof Kozlowski Subject: [PATCH v3 5/5] dt-bindings: clocks: at91sam9x5-sckc: convert to yaml Date: Tue, 9 May 2023 08:27:57 +0300 Message-ID: <20230509052757.539274-6-claudiu.beznea@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230509052757.539274-1-claudiu.beznea@microchip.com> References: <20230509052757.539274-1-claudiu.beznea@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Atmel slow clock controller documentation to yaml. Signed-off-by: Claudiu Beznea Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/clock/at91-clock.txt | 30 -------- .../bindings/clock/atmel,at91sam9x5-sckc.yaml | 70 +++++++++++++++++++ 2 files changed, 70 insertions(+), 30 deletions(-) delete mode 100644 Documentation/devicetree/bindings/clock/at91-clock.txt create mode 100644 Documentation/devicetree/bindings/clock/atmel,at91sam9x5-sckc.yaml diff --git a/Documentation/devicetree/bindings/clock/at91-clock.txt b/Documentation/devicetree/bindings/clock/at91-clock.txt deleted file mode 100644 index 57394785d3b0..000000000000 --- a/Documentation/devicetree/bindings/clock/at91-clock.txt +++ /dev/null @@ -1,30 +0,0 @@ -Device Tree Clock bindings for arch-at91 - -This binding uses the common clock binding[1]. - -[1] Documentation/devicetree/bindings/clock/clock-bindings.txt - -Slow Clock controller: - -Required properties: -- compatible : shall be one of the following: - "atmel,at91sam9x5-sckc", - "atmel,sama5d3-sckc", - "atmel,sama5d4-sckc" or - "microchip,sam9x60-sckc": - at91 SCKC (Slow Clock Controller) -- #clock-cells : shall be 1 for "microchip,sam9x60-sckc" otherwise shall be 0. -- clocks : shall be the input parent clock phandle for the clock. - -Optional properties: -- atmel,osc-bypass : boolean property. Set this when a clock signal is directly - provided on XIN. - -For example: - sckc@fffffe50 { - compatible = "atmel,at91sam9x5-sckc"; - reg = <0xfffffe50 0x4>; - clocks = <&slow_xtal>; - #clock-cells = <0>; - }; - diff --git a/Documentation/devicetree/bindings/clock/atmel,at91sam9x5-sckc.yaml b/Documentation/devicetree/bindings/clock/atmel,at91sam9x5-sckc.yaml new file mode 100644 index 000000000000..7be29877e6d2 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/atmel,at91sam9x5-sckc.yaml @@ -0,0 +1,70 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/atmel,at91sam9x5-sckc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel Slow Clock Controller (SCKC) + +maintainers: + - Claudiu Beznea + +properties: + compatible: + oneOf: + - enum: + - atmel,at91sam9x5-sckc + - atmel,sama5d3-sckc + - atmel,sama5d4-sckc + - microchip,sam9x60-sckc + - items: + - const: microchip,sama7g5-sckc + - const: microchip,sam9x60-sckc + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + "#clock-cells": + enum: [0, 1] + + atmel,osc-bypass: + type: boolean + description: set when a clock signal is directly provided on XIN + +required: + - compatible + - reg + - clocks + - "#clock-cells" + +allOf: + - if: + properties: + compatible: + contains: + enum: + - microchip,sam9x60-sckc + then: + properties: + "#clock-cells": + const: 1 + else: + properties: + "#clock-cells": + const: 0 + +additionalProperties: false + +examples: + - | + clk32k: clock-controller@fffffe50 { + compatible = "microchip,sam9x60-sckc"; + reg = <0xfffffe50 0x4>; + clocks = <&slow_xtal>; + #clock-cells = <1>; + }; + +... -- 2.34.1