Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <c5ed90c7-7126-0757-a0e3-e3d1fcab2ecc@amd.com>
Date:   Thu, 11 May 2023 10:35:37 +0100
User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.15; rv:102.0)
 Gecko/20100101 Thunderbird/102.10.1
From:   Ayan Kumar Halder <ayankuma@amd.com>
Subject: Need suggestions for smp related properties in cpus.yaml to support
 smpboot for cortex-r52 based platform
To:     robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
        matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com,
        geert+renesas@glider.be, magnus.damm@gmail.com,
        konrad.dybcio@linaro.org, andersson@kernel.org,
        mazziesaccount@gmail.com, conor.dooley@microchip.com, j@jannau.net,
        mailingradian@gmail.com, me@iskren.info, lpieralisi@kernel.org
Cc:     devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org,
        linux-mediatek@lists.infradead.org,
        linux-renesas-soc@vger.kernel.org, Julien Grall <julien@xen.org>,
        Stefano Stabellini <sstabellini@kernel.org>,
        Michal Orzel <michal.orzel@amd.com>,
        Michal Simek <michal.simek@xilinx.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?NFRTNzVjUGpiNnU1aS9QeEtjS1AveUF1aDkwZ1h6UFg1NEpCUjNuaUh3eDFT?=
 =?utf-8?B?UXRGQzREeVQ5WWdMU3hlamVKakdLKytWVXd6Mzl3MzljTUxYRzVuZWYzZ2h3?=
 =?utf-8?B?MEJNaGFNTnVZUmIyT1hQdzk5Z0R4bXVuZG9YaFFpTnNTdER6ZzJtQ1QwNSt1?=
 =?utf-8?B?Y3ZQUzJxRld4cFNxSDJ6czRFZVYxZUhSNFpjRWJZM29rRTB5Y3NUYnNwa3lT?=
 =?utf-8?B?WUJ4cUVFUDJ2ai9jREdRZGoyM2JHWjZFc28xa0t5T3hPc1lUN0hXVGFycm9K?=
 =?utf-8?B?ajdaZStuemtqOXAvWW5JWHc1Mlp2L2tBYitTNkFIejdHYUx1TENpOWZ1enRa?=
 =?utf-8?B?Z21kRkh2NWtDVXRjWjlEbmFDdEVoSGRRNzJId1I5UU9DcmlPVmlVWXkxd3ZU?=
 =?utf-8?B?MUFJa3k2TStLWFJzbDNtYjFkS0ZWRUErRGxENENPWXZUV2dOdzR2OVp4TTBX?=
 =?utf-8?B?UlJSbTJ1VlRoV0d2ZmdzMHhvZjdTSUQyU00rNW5WNGJxbTdzbEcydHRBa0F1?=
 =?utf-8?B?WUxSZVRxbHpiNE9TZXFMZCtERDViZ1J4ckYwM2wybCtNSVZqczlRZ2VHN1N4?=
 =?utf-8?B?ZVZiN0VXMnMzMEYzVnFXOG5RZWZScDluVks4dWFhajVLRkZSc1FRSW1QUGZD?=
 =?utf-8?B?UUZRVHV4ME5Ud0U4M0FyclFOMWIvZkJ6cUtmN0orTFNKeFJsZG85Q1dmUmw1?=
 =?utf-8?B?UTdaSkd3SHU5UFphRjc3RVhydkV1Mk1QcHMvRG5HTmk3NXZLUkNmMW5IYnFq?=
 =?utf-8?B?VGtXRFI1WmYzaUpiby80UVZGeSt4WFk0RG16U1BtRUxSekhxZG9JZDZRL0c2?=
 =?utf-8?B?bkFrZThlNk1SVTZHVzNPSk9Xb2NuRi9SekpGODdOdElvcjdzVXJHTUg5cFhz?=
 =?utf-8?B?aFJyT0IrL2NzT0JhLzVuUlBiOWVOUlNBS1BIWDFxY2QyeVNwUThMbC9RdWQz?=
 =?utf-8?B?eS80UWM0MnF5aXM0ZnBKTlZNK1BDL2dEVEFLMFZ3RUVUaWNBN01QYWp2eU9R?=
 =?utf-8?B?SXZJQVNmbzRSVDJTWWtwSWJNN0taSkRVMk5DUHJmbjBZZVA2dHpUd3c2VzFN?=
 =?utf-8?B?RU5YSUFtT29DVGhrb0VrNU5zaXF2R1R3ZnhzWVlLQ0NNS29lWTZ4ODJ4YlYz?=
 =?utf-8?B?ZVBMYnNjaUlKUTJTMmMxNDVVZ1dSNm5GdXlRRGUvWWNBWm5kOXVxRTVHVHFZ?=
 =?utf-8?B?RmVySGp2R09jWVpZRWJKcUNzZ2VPMzU2MTFnckd0SERtb0pEZUNZYUQyM1Rq?=
 =?utf-8?B?UGJqeUZ6QXVqbjRDUG0vSUJQY0dwMWpSR0QraTdONDJQemljZy8xZU9Pc3l6?=
 =?utf-8?B?ci83UkRRb1JFY3ZRa3l4TDhGMHdsQkllUjlhcmxFZDA2SHI0aDdDbVZhNkd6?=
 =?utf-8?B?Y1JINFl4MFc1WjdDV05jbXloTnl4dDBabmZuM253czNRd21WTGFxcm5GRHkx?=
 =?utf-8?B?dXdnS0daWFEyajFmYkVPd3ZITTJDRHkxTHBKS3VmQUQ2WDlLNlJtc3cwREZS?=
 =?utf-8?B?UEd0Nyt3ZEpKT0hnUVFqTU5jdkNNNzZrYVN6djJhaTZGOEt4TDNNK2syTm1v?=
 =?utf-8?B?WnNtOTJMK0NydU9SK1VYaTM1WHp4NS9Pc3ZqTElPVlN4aGMyVW9USkU5WitB?=
 =?utf-8?B?WTZkVXhlYUNZcTQra3VqSzRLTlRXM0NMZkpyMmYwSUJXdWtVbVMwQnJCU2Zs?=
 =?utf-8?B?NXlqanJWeUJaRmdybWxJdlhEYkxQeGlRQkRXb3Q5a3F0VXl0NmhlaVp3ZlJv?=
 =?utf-8?B?cmhsODdDaENoK2RSeUcrR09xYVpBeTE0M2Y5U0lPU1paa2pKMVovbXdFd3Q1?=
 =?utf-8?B?K2pXK2dXSDRFZ3Z6UVhDcmtjMUV3MU9yekhvd1lOanpacGdnZ2xpdlRoaXAy?=
 =?utf-8?B?a0lId0JFVkFaNjdlbDNYcGtWOU9tNW9MV29ZQVpDRzh1Q3o3NWZGYXpDWjIr?=
 =?utf-8?B?TjViTVE3emM1SGhZeEhyeGo0bTVHTndNYlJTZGYxaUVtMDFVMHJzQ1lXZzNj?=
 =?utf-8?B?c3l5SGRTUlRTb1JTRlNqM1dSdXBPTlpNdTNlWjVtdmYzYlFGQ0xDL1RYR2Zi?=
 =?utf-8?B?VlZpT25VU2NlWVJUTG83eVhUTkVIUW9rVlY3ZDEzdTM2ZlNSeWI0b0Rtb3dL?=
 =?utf-8?Q?7PS8EmqohDrMlRXhdNB5qhfEJ?=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4c3e89f5-2b1a-4b77-4bd1-08db52031901
X-MS-Exchange-CrossTenant-AuthSource: SN6PR12MB2621.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 May 2023 09:35:46.3895
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 9kfOkxhb/CQ0e3+JTz6Lys3gt3OlnsIAzI1yVPNTxus8jqZdeiZwoa76/q/B+rj/1xJRG6xk9AStywsLgeRZMg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH0PR12MB5450
X-Spam-Status: No, score=-1.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FORGED_SPF_HELO,
        RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,
        T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Device Tree engineers,


Recently I have ported Xen on Cortex-R52 (AArch32-V8R processor) for our 
AMD platform.

I was discussing with xen-devel community about how we can properly 
support smpboot when I was suggested that this might be the correct 
forum for discussion.

Please refer 
https://lists.xenproject.org/archives/html/xen-devel/2023-05/msg00224.html 
and the follow-ups for context.


The way smpboot works on our platform is as follows:-

1. core0 writes to register (say regA) the address of the secondary core 
initialization routine.

2. core0 writes to another register (say regB) the value "0x1" to put 
the secondary core in reset mode.

3. core0 writes to regB the value "0x0" to pull the secondary core out 
of reset mode.

regA, regB will differ for core1, core2, core3 and so on.


Currently, I am trying to bringup core1 only.


I am thinking to use "enable-method=spin-table" in the cpu node for 
core1.  So that I can use "cpu-release-address" for regA.

For regB, I am thinking of introducing a new property 
"amd-cpu-reset-addr" in the cpu node.

Please let me know your thoughts on this approach. I am also open to any 
alternative suggestions.


Also I see that in 
https://elixir.bootlin.com/linux/v6.4-rc1/source/Documentation/devicetree/bindings/arm/cpus.yaml#L87 
, "arm,cortex-r52" is missing.

Can I submit a patch (a one line change) to add this ?


Kind regards,

Ayan