Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   "larry.lai" <larry.lai@yunjingtech.com>
To:     lee@kernel.org, andriy.shevchenko@linux.intel.com,
        linus.walleij@linaro.org, pavel@ucw.cz
Cc:     linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org,
        linux-leds@vger.kernel.org, GaryWang@aaeon.com.tw,
        musa.lin@yunjingtech.com, jack.chang@yunjingtech.com,
        noah.hung@yunjingtech.com, michael.wang@yunjingtech.com,
        "larry.lai" <larry.lai@yunjingtech.com>
Subject: [PATCH V4 0/3] Add support control UP board CPLD/FPGA pin control
Date:   Thu, 11 May 2023 17:49:31 +0800
Message-Id: <20230511094934.4941-1-larry.lai@yunjingtech.com>
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?YA3tF5onddJwT3HUobdiUCtcULzu/sfYT8TJCj3mo+zm4zlnd/RpIMNmj/5K?=
 =?us-ascii?Q?IdxRjuVcT0DJw2BGDeyX7BRcx7fs5g23tMKC57Jo8ajfQKSFKNedQRvOTQPX?=
 =?us-ascii?Q?UMmOnAOLebQsGOWX/BdKmA6eK3dVDFVXBibDT/mi70eoxbxnyh72FeQT4G+N?=
 =?us-ascii?Q?FL7SKx3AN9tovEpUaEZjb/cPWwBAqyqrf/dmJklzZA4vdnyCyyhmmw11LSaK?=
 =?us-ascii?Q?7Ipr37VSinw5gfjM8ZS/r3tSRfolSNKSdwlBdbkiP8gieVWzf0/z2oJdDB03?=
 =?us-ascii?Q?1R7yh5GCR0EJBP0Hqfqweqpxyo8/FNsrriu4Q23gl0K3sIfqjqYBYPG8c0u+?=
 =?us-ascii?Q?/KaiVlk2APPCaWmHkwhUci49q/dLFXJ5VPIv8ziPUwGQaggRGLfX0EUy33r2?=
 =?us-ascii?Q?vV0e+n6u0njpavzbxfmOfdqGdA1gMHHcjMp55AGDUTYyE176gFbYNjdH4yik?=
 =?us-ascii?Q?d5qwUeVJmog4UhyOqzXHTOL+qh1c9EEqNzRCgCOkUJoOwHlYLPQYdNtPj0e9?=
 =?us-ascii?Q?H3q54MlwL2RAXqRl0IM+1DbiYtPsjszV5Abl9iQgRQfBR/eqd3T6MAYqP5xR?=
 =?us-ascii?Q?oBuCFMcCTGCg/agF6uOegMrk1p9Xf4PhPHXjGrGqw3Ywe3MzGYe8CyATAvs8?=
 =?us-ascii?Q?3MX8AAye7H+2nB9qaQ+6TWR2zhKqlpgJO8lDj0UrmusAtzPixBAIesMjM5Lz?=
 =?us-ascii?Q?py5qiNhnKcO5vsLBnPlIICGOS+XmLWGLlB/n2Xb4j01GGj3woS02e3Xt7LqI?=
 =?us-ascii?Q?O6s0QuaBsV72FmVMGw+PNb4qtzKWNb/x5OShb5PPk+fVNN0J2h/5fhFx3ylg?=
 =?us-ascii?Q?cZQAukety07XNEL2GAZo5Mzt7c+nbrv8vbD16ELv+lesS/aFHOTyD4vbG++B?=
 =?us-ascii?Q?Icd8nBA2TnUxvXbmWc4QiZ1Q5rs7BDveZ0EVlg9EeLDkPHUlzYMJeWr471T3?=
 =?us-ascii?Q?xyconl33FDrHLCxn3c6PYCOWrp1XEdWBaWicmDPe56TA5ZHZlgKDQ2cuU4w0?=
 =?us-ascii?Q?ldUQBLlAVkpdGr7JQNaYFb0sVePjQbSGp/B3NfiZ246f8C29uHJJZzfhmGyL?=
 =?us-ascii?Q?3gMFOrd1KGtc4KSvMBZwTEdgeKQ+csWTWjjeYV3xAWSdNsvFOKYuK7bqqpXU?=
 =?us-ascii?Q?OBq4yRGuJXrHIfiEpGFatB5oIdFtZaZlGS5xycQvXfemwFxEmlSpSFxiX5SH?=
 =?us-ascii?Q?5ldAGp3ObkTIEEmzBRMiTNTREjQPIlvU95RmX0lXgglvkcRqZS/UUVsmIlsS?=
 =?us-ascii?Q?OlqC809g81zM8ghwP7KV5A/zYHdLlfAb4Sfr8TWpFRuTG8lhnGZ/imEaW3Hz?=
 =?us-ascii?Q?saXJW31gWwI7RV5Mvj0/LMfhEE0KFvyWAMn9HhGDaozXJxBJ2cfZZwNVAjEI?=
 =?us-ascii?Q?wVcHHYKI+LpsFSVaEfeyqigX+PLLjydlMqo6NrUZb1lmbMTspGiUYR25+ynz?=
 =?us-ascii?Q?FX5q0YNRUIUFOKjDEjlrgW515fjY3oGJXfnvUeyH55n79/Xp8rwY6iRZ0hnL?=
 =?us-ascii?Q?sRMcxkULigqW1aFBglwjWR7ZqA7F4bgAve/FRW5Smhis1DAwoNthIbPVx6GJ?=
 =?us-ascii?Q?RAYVy2Nsp2aTOpp/q85wYZmon+FWx9S6P3paqyw8XU5/oCMvesKlGQ2pIggz?=
 =?us-ascii?Q?8A=3D=3D?=
X-OriginatorOrg: yunjingtech.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 82f90b29-f3b4-4ab7-ee3d-08db52051353
X-MS-Exchange-CrossTenant-AuthSource: SG2PR06MB3742.apcprd06.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 May 2023 09:49:55.8318
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: be2d5505-f7e6-4600-bbe2-b3201c91b344
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: X5FI1hyQ1LmJZK6yVGJY0g61oG2cuyEPsVvRYyeM9+rRFF2UdfAJAjit2ylK0wuWNkbA7ALP5U4UjqNOdSk3ZG47VKJPXzBjs5fLaNZKPAU=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: KL1PR0601MB3876
X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

The UP board <https://up-board.org/> is the computer board for 
Professional Makers and Industrial Applications. We want to upstream 
the UP board 40-pin GP-bus Kernel driver for giving the users better 
experience on the software release. (not just download from UP board 
github)

These patches are generated from the Linux kernel mainline tag v6.0.

This is the PATCH V4 and fixed kernel test robot compiler warning and 
remove mistakes with wrong Reviewed-by tags.

larry.lai (3):
  mfd: Add support for UP board CPLD/FPGA
  pinctrl: Add support pin control for UP board CPLD/FPGA
  leds: Add support for UP board CPLD onboard LEDS

 drivers/leds/Kconfig              |   10 +
 drivers/leds/Makefile             |    1 +
 drivers/leds/leds-upboard.c       |   79 ++
 drivers/mfd/Kconfig               |   12 +
 drivers/mfd/Makefile              |    1 +
 drivers/mfd/upboard-fpga.c        |  526 ++++++++++++
 drivers/pinctrl/Kconfig           |   14 +
 drivers/pinctrl/Makefile          |    1 +
 drivers/pinctrl/pinctrl-upboard.c | 1296 +++++++++++++++++++++++++++++
 include/linux/mfd/upboard-fpga.h  |   61 ++
 10 files changed, 2001 insertions(+)
 create mode 100644 drivers/leds/leds-upboard.c
 create mode 100644 drivers/mfd/upboard-fpga.c
 create mode 100644 drivers/pinctrl/pinctrl-upboard.c
 create mode 100644 include/linux/mfd/upboard-fpga.h


base-commit: 4fe89d07dcc2804c8b562f6c7896a45643d34b2f
-- 
2.17.1