Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp8918625rwr; Thu, 11 May 2023 07:49:15 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4RJBLOTCYXgZLqoCNTDziis/Hf2UUY6Jpg4Nb/gqEuKSuPdYrG0GsXlbuW4a44jkprLLdm X-Received: by 2002:a05:6a00:179b:b0:63b:62d1:d868 with SMTP id s27-20020a056a00179b00b0063b62d1d868mr33284648pfg.8.1683816555374; Thu, 11 May 2023 07:49:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683816555; cv=none; d=google.com; s=arc-20160816; b=lStShROnNNNHfFG6DUxVQocsnaXFiOesluoTjfhKGJ2ciLtAoOs7+jNunjaHkHIPg+ GkaKFBz6a3ohZ2+1u+YTKZOXSUiFlnL7TNaOzpULrHpuxs/DILJ5nX4a6OhAHAZrJUfH jya5zf+u5cBgkjJYtBasAGGY41ShOPgtkYOmMtJqT06RcztpXEpdVWF455wABZZjKqua O0FAYtnFuV+vxvziR6C7EzXCrGpYgAK2p9eKWUyPG+mPG+qqypLWIQsCCXQzfcOjmjZo 8zWZBTwDgyHfjzXCPOwv0ZXVheIK+gP0J3D1tM6jOY9qR8/CoQSqEvmsciLIAE6ca4T1 zUtw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-disposition:mime-version:message-id :subject:to:from:date; bh=ZeDI311N25D2A16M5re0Q7xgAELliPvBaFuTaxPmmPI=; b=VSh0TFCDbuoFfMl1vjn9vn/TY0vaSdD63nyW8RQYQ5lehz5b3XLDpfkmY83VjbXu4l wNSNClPflfJvy2/6yvdpzc5Zvek7EXHoNQGmpeLzHWDsAz5NrGnl/ozPS+hCv2RYQNV5 Sk9zWs07By8Ez309gVdQVdKzO3TsZaPa0nYcChne8BK9kDsDYGsiMrA4lEq6FJWE0KEi Hri6zlik/tRz7nTmk6Jnsdf+4ze72j19QzGUp1nWpqJyavAESWObIxY/WGr15xpImVs0 ST46wY3202A6ihc4Bb0GfIb/kcSk7PuDI8SyrA2DglgLmQ/vSlPMwTWJVRJdxXox6jMv 60FA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id y2-20020aa793c2000000b00643a6fa4145si8022925pff.295.2023.05.11.07.49.01; Thu, 11 May 2023 07:49:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237939AbjEKOpH (ORCPT + 99 others); Thu, 11 May 2023 10:45:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35990 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238643AbjEKOoK (ORCPT ); Thu, 11 May 2023 10:44:10 -0400 Received: from pidgin.makrotopia.org (pidgin.makrotopia.org [185.142.180.65]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F23EE35B3; Thu, 11 May 2023 07:39:53 -0700 (PDT) Received: from local by pidgin.makrotopia.org with esmtpsa (TLS1.3:TLS_AES_256_GCM_SHA384:256) (Exim 4.96) (envelope-from ) id 1px71J-0000mD-0V; Thu, 11 May 2023 14:11:49 +0000 Date: Thu, 11 May 2023 16:09:54 +0200 From: Daniel Golle To: devicetree@vger.kernel.org, netdev@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Rob Herring , Krzysztof Kozlowski , Conor Dooley , Andrew Lunn , Heiner Kallweit , Russell King , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , AngeloGioacchino Del Regno , Qingfang Deng , SkyLake Huang , Simon Horman Subject: [PATCH net-next v4 0/2] net: phy: add driver for MediaTek SoC built-in GE PHYs Message-ID: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Some of MediaTek's Filogic SoCs come with built-in gigabit Ethernet PHYs which require calibration data from the SoC's efuse. Despite the similar design the driver doesn't share any code with the existing mediatek-ge.c, so add support for these PHYs by introducing a new driver for only MediaTek's ARM64 SoCs. As the PHYs integrated in the MT7988 SoC require reading the polarity of the LEDs from the SoCs's boottrap also add dt-binding for that. All LEDs are for now setup with default values, a follow up patch which allows custom LED setups will be sent after the PHY LED framework is more in shape. Changes since v3: * fix spelling and reverse xmas tree * add dt-binding for mediatek,boottrap Changes since v2: * remove everything related to PHY LEDs for now, LED support will be cleaned up and submitted once PHY LED framework is more ready Changes since v1: * split-off SoC-specific driver from mediatek-ge.c as requested * address comments made by Heiner Kallweit * add pinctrl handling for PHY LED * remove calibration details not needed in production hardware Daniel Golle (2): dt-bindings: arm: mediatek: add mediatek,boottrap binding net: phy: add driver for MediaTek SoC built-in GE PHYs .../arm/mediatek/mediatek,boottrap.yaml | 37 + MAINTAINERS | 9 + drivers/net/phy/Kconfig | 12 + drivers/net/phy/Makefile | 1 + drivers/net/phy/mediatek-ge-soc.c | 1264 +++++++++++++++++ drivers/net/phy/mediatek-ge.c | 3 +- 6 files changed, 1325 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,boottrap.yaml create mode 100644 drivers/net/phy/mediatek-ge-soc.c base-commit: 285b2a46953cecea207c53f7c6a7a76c9bbab303 -- 2.40.0