Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp9351444rwr; Thu, 11 May 2023 13:41:43 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5kIVMsotUeBbOfBm9QeTxc/ogtUX63GWMQVZ2PAOl+/Sf0FSo9ALv/Zq51Nt+0ok/V0qv+ X-Received: by 2002:a05:6a20:6a14:b0:d9:250:665c with SMTP id p20-20020a056a206a1400b000d90250665cmr27265964pzk.15.1683837702777; Thu, 11 May 2023 13:41:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683837702; cv=none; d=google.com; s=arc-20160816; b=D8gyDFZJjSulBwiXnKsRrhqM6QavS0GH48QehUm2HZeRyjkoH8bh8WBvUXwzlpNSxU V8J6WWhIJUlVUasdHIZii/FYxwISWSoWPgQG4oZ4YRN58TR8KjUbpo00omtPzfW63juo 1U+Rg4fk32hcYdi/lBas6+sWjCJZtv1SA1pWjZRbDl5GEuK+cExZVZrj4JuF1bUUwDTH 9f1JZQu85aqcXK4W66Q4val15ys/VIZOUDJyHTL8tMyXiKcxDxbaMicRG0ekOx3Yod93 F4ailFAetvoxnRNHcOa6IsnWYLtRSVLXXhUNf2qqVvNjZx72d7PZI/bpbjFc+JYrXq1P Mciw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=n7ZPfQp/f4Zm25naSUvNeGBtMhZly0O1U2udb0eukZ0=; b=Rhz9FyS7ha3KAeWZNPAvG9FzvqcUPMfDmtMSgNXI6lhYDgE9QpXj69X1oRrvaZKzHk MB4QZL6kRzk718l6ZoXt0Qf7dzqgrgNR+Kck1TR/dD22bXjg/x5f44Tp3q5XgRIJOiIX N962f9bmSN0u7dCh+Y+pgYt9eLOXRX7cHtZCJCPmQOCGtmKmhORvKm7qCo4ZK5meBeqn Rvo702Q6ycQO/5bAjtr65qx28gANf+kfUkYhU/RHJvscDp8XhBsC90gNownwyoK5VtNi RB7ZBfJ/TDtU7oYZQxfljGD32ZMIFGT6VdEw70R8hag8GV3QmC/V4rhBxoe+FZyruXiD yFDg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sberdevices.ru header.s=mail header.b=i+hfQz5v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=sberdevices.ru Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id y10-20020aa79aea000000b0063b78126397si8143432pfp.230.2023.05.11.13.41.28; Thu, 11 May 2023 13:41:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@sberdevices.ru header.s=mail header.b=i+hfQz5v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=sberdevices.ru Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238781AbjEKUZM (ORCPT + 99 others); Thu, 11 May 2023 16:25:12 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34832 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239392AbjEKUZC (ORCPT ); Thu, 11 May 2023 16:25:02 -0400 Received: from mx.sberdevices.ru (mx.sberdevices.ru [45.89.227.171]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B12FC9023; Thu, 11 May 2023 13:24:58 -0700 (PDT) Received: from s-lin-edge02.sberdevices.ru (localhost [127.0.0.1]) by mx.sberdevices.ru (Postfix) with ESMTP id 625025FD0C; Thu, 11 May 2023 23:24:56 +0300 (MSK) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sberdevices.ru; s=mail; t=1683836696; bh=n7ZPfQp/f4Zm25naSUvNeGBtMhZly0O1U2udb0eukZ0=; h=Date:From:To:Subject:Message-ID:MIME-Version:Content-Type; b=i+hfQz5vTmyq1iVpPBzP3vRD1UTEDN5hBNFu8nsnZc7aZ7AS/gBut5spSku2Re5DH mjlgri0tZzqCwa+nQR116o1H4if84xqu1zZ7JDEcdfeyiBGnulFgcNpmE3eoSOK7pS XmEKQ0e6t25tblI3vWMrX7HqilGd7oIxP/I/V38enId+3H1ScF+WwKA9fIIJx3+Lpf DYTgCbLwpHVTIMrKTfLAyh3ywS3iN92uefVLeVnQa0J4XTz1+U8FGIcZGh9+QCV1B1 KUH1Fmw0EZfHYNh1+gLiulEX6NhV+wSygOR7G6LebV4aixlp3TwSiis/aWfnSuQkxz bZw/nhW9QnPwA== Received: from S-MS-EXCH01.sberdevices.ru (S-MS-EXCH01.sberdevices.ru [172.16.1.4]) by mx.sberdevices.ru (Postfix) with ESMTP; Thu, 11 May 2023 23:24:54 +0300 (MSK) Date: Thu, 11 May 2023 23:24:54 +0300 From: Dmitry Rokosov To: CC: , , , , , , , , , , , , , , , , , , , , Subject: Re: [PATCH v3 5/5] arm64: dts: meson: a1: support USB controller in OTG mode Message-ID: <20230511202454.m7zjwthjotzl26ms@CAB-WSD-L081021> References: <20230426102922.19705-1-ddrokosov@sberdevices.ru> <20230426102922.19705-6-ddrokosov@sberdevices.ru> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: User-Agent: NeoMutt/20220415 X-Originating-IP: [172.16.1.6] X-ClientProxiedBy: S-MS-EXCH01.sberdevices.ru (172.16.1.4) To S-MS-EXCH01.sberdevices.ru (172.16.1.4) X-KSMG-Rule-ID: 4 X-KSMG-Message-Action: clean X-KSMG-AntiSpam-Status: not scanned, disabled by settings X-KSMG-AntiSpam-Interceptor-Info: not scanned X-KSMG-AntiPhishing: not scanned, disabled by settings X-KSMG-AntiVirus: Kaspersky Secure Mail Gateway, version 1.1.2.30, bases: 2023/05/11 10:21:00 #21259776 X-KSMG-AntiVirus-Status: Clean, skipped X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_NONE, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello Neil, I apologize for the delayed response, as I did not have access to my laptop for a few days. On Tue, May 09, 2023 at 09:44:33AM +0200, neil.armstrong@linaro.org wrote: > Hi, > > On 26/04/2023 12:29, Dmitry Rokosov wrote: > > Amlogic A1 SoC family has USB2.0 controller based on dwc2 and dwc3 > > heads. It supports otg/host/peripheral modes. > > > > Signed-off-by: Yue Wang > > Signed-off-by: Hanjie Lin > > Signed-off-by: Dmitry Rokosov > > --- > > arch/arm64/boot/dts/amlogic/meson-a1.dtsi | 59 +++++++++++++++++++++++ > > 1 file changed, 59 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/amlogic/meson-a1.dtsi b/arch/arm64/boot/dts/amlogic/meson-a1.dtsi > > index ae7d39cff07a..5588ee602161 100644 > > --- a/arch/arm64/boot/dts/amlogic/meson-a1.dtsi > > +++ b/arch/arm64/boot/dts/amlogic/meson-a1.dtsi > > @@ -8,6 +8,8 @@ > > #include > > #include > > #include > > +#include > > +#include > > / { > > compatible = "amlogic,a1"; > > @@ -169,6 +171,17 @@ gpio_intc: interrupt-controller@0440 { > > amlogic,channel-interrupts = > > <49 50 51 52 53 54 55 56>; > > }; > > + > > + usb2_phy1: phy@4000 { > > + compatible = "amlogic,a1-usb2-phy"; > > + clocks = <&clkc CLKID_USB_PHY_IN>; > > + clock-names = "xtal"; > > + reg = <0x0 0x4000 0x0 0x60>; > > + resets = <&reset RESET_USBPHY>; > > + reset-names = "phy"; > > + #phy-cells = <0>; > > + power-domains = <&pwrc PWRC_USB_ID>; > > + }; > > }; > > gic: interrupt-controller@ff901000 { > > @@ -192,6 +205,52 @@ spifc: spi@fd000400 { > > #size-cells = <0>; > > status = "disabled"; > > }; > > + > > + usb: usb@fe004400 { > > + status = "disabled"; > > + compatible = "amlogic,meson-a1-usb-ctrl"; > > + reg = <0x0 0xfe004400 0x0 0xa0>; > > + interrupts = ; > > + #address-cells = <2>; > > + #size-cells = <2>; > > + ranges; > > + > > + clocks = <&clkc CLKID_USB_CTRL>, > > + <&clkc CLKID_USB_BUS>, > > + <&clkc CLKID_USB_CTRL_IN>; > > + clock-names = "usb_ctrl", "usb_bus", "xtal_usb_ctrl"; > > + resets = <&reset RESET_USBCTRL>; > > + reset-name = "usb_ctrl"; > > + > > + dr_mode = "otg"; > > + > > + phys = <&usb2_phy1>; > > + phy-names = "usb2-phy1"; > > + > > + dwc2: usb@ff500000 { > > + compatible = "amlogic,meson-a1-usb", "snps,dwc2"; > > + reg = <0x0 0xff500000 0x0 0x40000>; > > + interrupts = ; > > + phys = <&usb2_phy1>; > > + phy-names = "usb2-phy"; > > + clocks = <&clkc CLKID_USB_PHY>; > > + clock-names = "otg"; > > + dr_mode = "peripheral"; > > + g-rx-fifo-size = <192>; > > + g-np-tx-fifo-size = <128>; > > + g-tx-fifo-size = <128 128 16 16 16>; > > + }; > > + > > + dwc3: usb@ff400000 { > > + compatible = "snps,dwc3"; > > + reg = <0x0 0xff400000 0x0 0x100000>; > > + interrupts = ; > > + dr_mode = "host"; > > + snps,dis_u2_susphy_quirk; > > + snps,quirk-frame-length-adjustment = <0x20>; > > + snps,parkmode-disable-ss-quirk; > > + }; > > + }; > > }; > > timer { > > This patcj is fine, but depends on clock bindings & dt, so now Vinod took the PHY > patch, please resend this wiyhout patches 1 & 5, then resend the DT patch later when > the clock bindings is merged. > > Thanks, > Neil Sure, not a problem. I will resend the 3 patchsets in different series. -- Thank you, Dmitry