Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp1449133rwd; Sun, 14 May 2023 20:27:24 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ52VT7lHOQcMkCvbe0zG9373ZPSgE3kf/cuQ3Ja8OyRZ7+QdF/yhCTQa3B+dEI2FWJI4lS0 X-Received: by 2002:a17:902:ef96:b0:1aa:ce4d:c77d with SMTP id iz22-20020a170902ef9600b001aace4dc77dmr30555081plb.24.1684121243723; Sun, 14 May 2023 20:27:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684121243; cv=none; d=google.com; s=arc-20160816; b=vq0OlnEo5nxNI2locDpS+d/ZcSI17+itB6o1h9Zs0QEjCdXDztonhTdBZnSU30IJSF f0MqIf3kgrsq9UyL4SiA6/gMwRn6avn/8lZTYma33wdWhA2l+td9tTctknhBMyT9d9Cn oxHSE0mu1bGe0Pn6vkbmwxG6mJsQSe73TlMkmE70P6iaimq3YDnV3jzHQgyIML/+3Ozm q7y0aboXWmIoIXpNJumhhcoMLYdRPFCfXGsMuIux9twVozhWsb21Cg4cQy3oQXeqtFR0 Qu5vlxvOyDIsGItS/2l46tCOdKYyoqZjnMpFCK3KcSTvi6hhKXztq2CJHnFlKmHTgYv7 5dfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=D2zmyXf1lXymgTGX8FredxrjxZpr/WfUZWnfwIZ5k18=; b=r2J73IYQaN4Hur2/1AuNkGFNFVvW0Gx58l5MkUSwZgV5UoW/b8GKGZophyzpr0vvJq 94aw07pOjUhwKtGERSMm+j4e1HF1DQ33TAzZTPKQjM4QhO5RAy6dVn/aNTs5S1wJraB4 0us5lO5MIejo5HK8gvQ+G73wbKQsNIv5F01Ri02r7pWg6wtNgpiH+Z8i/OIbRZSDEt6p kNfAr8jkub2R+cHuhPqIJegfYXPRxrkFfU7lG6ApgsFo0BHs+Nn7KAL9fhh7Duh7H/9e S79chdPi82bRQVbH3cYKCi7qsgUKHupj4au2r3rAq3UL5h/JbUBCrlNRDpGsMbW11kVj rqbA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f16-20020a170902ce9000b001ab256f90b2si16633651plg.460.2023.05.14.20.27.09; Sun, 14 May 2023 20:27:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238183AbjEODR0 (ORCPT + 99 others); Sun, 14 May 2023 23:17:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60132 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237997AbjEODRP (ORCPT ); Sun, 14 May 2023 23:17:15 -0400 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DF8D2170B; Sun, 14 May 2023 20:16:37 -0700 (PDT) Received: from droid06.amlogic.com (10.18.11.248) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.13; Mon, 15 May 2023 11:16:26 +0800 From: Yu Tu To: , , , , , Rob Herring , "Neil Armstrong" , Jerome Brunet , Kevin Hilman , Michael Turquette , Stephen Boyd , "Krzysztof Kozlowski" , Conor Dooley , Martin Blumenstingl CC: , , Yu Tu Subject: [PATCH V8 0/4] Add S4 SoC PLL and Peripheral clock controller Date: Mon, 15 May 2023 11:15:53 +0800 Message-ID: <20230515031557.31143-1-yu.tu@amlogic.com> X-Mailer: git-send-email 2.33.1 MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [10.18.11.248] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 1. Add S4 SoC PLL and Peripheral clock controller dt-bindings. 2. Add PLL and Peripheral clock controller driver for S4 SOC. Yu Tu (4): dt-bindings: clock: document Amlogic S4 SoC PLL clock controller dt-bindings: clock: document Amlogic S4 SoC peripherals clock controller clk: meson: S4: add support for Amlogic S4 SoC PLL clock driver clk: meson: s4: add support for Amlogic S4 SoC peripheral clock controller V7 -> V8: Change send patch series as well change format and clock flags suggested by Dmitry, Neil, Jerome. V6 -> V7: Change send patch series as well change format and clock flags suggested by Jerome. Change dt-bindings suggested by Krzysztof. V5 -> V6: Change send patch series, as well change format and clock flags. V4 -> V5: change format and clock flags and adjust the patch series as suggested by Jerome. V3 -> V4: change format and clock flags. V2 -> V3: Use two clock controller. V1 -> V2: Change format as discussed in the email. Link:https://lore.kernel.org/all/20230417065005.24967-1-yu.tu@amlogic.com/ .../clock/amlogic,s4-peripherals-clkc.yaml | 97 + .../bindings/clock/amlogic,s4-pll-clkc.yaml | 50 + MAINTAINERS | 1 + drivers/clk/meson/Kconfig | 25 + drivers/clk/meson/Makefile | 2 + drivers/clk/meson/s4-peripherals.c | 3830 +++++++++++++++++ drivers/clk/meson/s4-peripherals.h | 217 + drivers/clk/meson/s4-pll.c | 907 ++++ drivers/clk/meson/s4-pll.h | 87 + .../clock/amlogic,s4-peripherals-clkc.h | 131 + .../dt-bindings/clock/amlogic,s4-pll-clkc.h | 30 + 11 files changed, 5377 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,s4-peripherals-clkc.yaml create mode 100644 Documentation/devicetree/bindings/clock/amlogic,s4-pll-clkc.yaml create mode 100644 drivers/clk/meson/s4-peripherals.c create mode 100644 drivers/clk/meson/s4-peripherals.h create mode 100644 drivers/clk/meson/s4-pll.c create mode 100644 drivers/clk/meson/s4-pll.h create mode 100644 include/dt-bindings/clock/amlogic,s4-peripherals-clkc.h create mode 100644 include/dt-bindings/clock/amlogic,s4-pll-clkc.h base-commit: ac9a78681b921877518763ba0e89202254349d1b -- 2.33.1