Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp300570rwd; Tue, 16 May 2023 00:57:22 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6d/mUPWbsWGWGEKG22F++JQBpOHtmDGcbIK9YJkShxJ5IBWQMg1vP/WA+PKFw8+hfnkTlG X-Received: by 2002:a17:90b:11d7:b0:253:25c3:7a95 with SMTP id gv23-20020a17090b11d700b0025325c37a95mr922225pjb.14.1684223842625; Tue, 16 May 2023 00:57:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684223842; cv=none; d=google.com; s=arc-20160816; b=A6RUw2O7PZ9HHitLu1/N/DxMgZwVRWeuY1ayi7gw2EqjQZQDhJnbqUKZv04H6mqIR9 HaiarOjxPBiBrC6arhZ6xHcXBwtoKKhkASqBoVIQQsM5StUABzBjK2CUIU0vHRPLEFlW oATxVJkPJv8InLXAZsNYm0lYjuuXcNaLRtvbzfokYCDEREd8sVnSm2r/Exw3ykTVW1gO KxjM9k/JOo+TY0GEXfhk6uVEFG6pDhT9QUiv2lRjhl3OyPf7PDUmDxqB6POuAqRCg5ON 5JEuniad7XajADFUTNsjurUfEdNBOK9SpqEx9VRrIj9okzTVa/nWc8HVaKdrdgzenLkR LKEA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=c2qCg07nlrzvvIXAO8i1VuhOY4cl1HdSgd5dkNSfsVY=; b=IF7Y7SbdBJOjhW2/gsYH0rg1V9nbpWPczk5hJbB8YWrpDNkEDA+OHkCAoGgpxEgsBm 4py6n7Kb7jvuOikySw1WIRRXpSaF9HVe9R1bKCERACHo2WdZ1KdSicSkP7HrFucTzk3W QTK1imldzye8NG0RIc1yTznvU4AMOFa35dx+S8bjZe3wq01ArC4RmliN1B2COZCjTRzO pdYkPlB0x8MHstkdrXoxGgujYTBD57JrIhQ8EX/ZqFdXAzaOiX969SBox8vKJk80t6Ta o1P6W6olBiAbADfL/rNSpMRx3rSeCXeg9uqBGnUMe/4DxOR6qM+UbUA/jvtu8Zs/Yzlc R1mQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20221208 header.b=ExQgEHqs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i3-20020a17090a3d8300b0024df8757367si1202631pjc.87.2023.05.16.00.57.09; Tue, 16 May 2023 00:57:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20221208 header.b=ExQgEHqs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231490AbjEPHw2 (ORCPT + 99 others); Tue, 16 May 2023 03:52:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49254 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231217AbjEPHw0 (ORCPT ); Tue, 16 May 2023 03:52:26 -0400 Received: from mail-pf1-x436.google.com (mail-pf1-x436.google.com [IPv6:2607:f8b0:4864:20::436]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 871F83C3E; Tue, 16 May 2023 00:52:24 -0700 (PDT) Received: by mail-pf1-x436.google.com with SMTP id d2e1a72fcca58-64a9335a8e7so3632083b3a.0; Tue, 16 May 2023 00:52:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20221208; t=1684223544; x=1686815544; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=c2qCg07nlrzvvIXAO8i1VuhOY4cl1HdSgd5dkNSfsVY=; b=ExQgEHqst+6PuLLF1GZCoIwvOgYMyS4iduI4ttvwSJQruCEV06Jlld229cD14F/7bx +Z7oAEWyDdwSPxrnAVqv+eS8Z6BsXK9pmkMrEhGm8EzkP9fSOT/jwYNYVs5gsLXNrYYM Boc5BAN2c6WLbvZXMhBHRly595vaE7/ZgJ0DbKdd+mg0lLlYCmrC6BJJ/FDKGBqlhePe SnvG1IRHL9LlGJXkqtIwYvIahGfNW9LGfGhigN8pxnvde+reRoxwj0If/0E+Znjj2/WN SjhftBJC1ChKN5KSlrFZpnmbYKlDJbqgahn6Z9W8w5LU9DCHcxzgdP/iXAnht+htx6ba gI0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1684223544; x=1686815544; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=c2qCg07nlrzvvIXAO8i1VuhOY4cl1HdSgd5dkNSfsVY=; b=Fyl7qikAvDrrIsOXOio5/y1SM2AH5oobVdVqQF5wdlnw911d4/uC8iSxa0VQxh8R33 X4l/si4z1iX7tMlM9nF4oDz/tZOy2t3h7oIcD81vVWk84iYa3RCeVt9h9TtqRCn2UknK vBHkrJuEMRIAwqK4VTpc8gNg3xoZQwZX1N0JhaAlw0jg6Mn0uVCxw/11aSOfoID4YjA+ 90oKhZh8oHtxLDDOohYGDkb+b+0t/uyeI1WL1yWmAeVRW16siv4DHVd2CxS+UPqE6imv +uLweWd6arWjb0CpGwaYeYb6VpIlM4Pm0nKsasP9Rsc4X/XbaxdGwSshCvv+/NsyJV6o 7a1g== X-Gm-Message-State: AC+VfDz6L5Obw13U2BazcU1u8yML9jSi/JMca09Y1p0wJM+z4T5YKLEk FeVP1gT3ck7CS9WhVAKFouY= X-Received: by 2002:a17:903:22c9:b0:1aa:d4ba:de2 with SMTP id y9-20020a17090322c900b001aad4ba0de2mr44941866plg.18.1684223543873; Tue, 16 May 2023 00:52:23 -0700 (PDT) Received: from a28aa0606c51.. (60-250-192-107.hinet-ip.hinet.net. [60.250.192.107]) by smtp.gmail.com with ESMTPSA id n18-20020a170903111200b001ab061e352bsm4793043plh.195.2023.05.16.00.52.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 May 2023 00:52:23 -0700 (PDT) From: Jacky Huang To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, lee@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, p.zabel@pengutronix.de, gregkh@linuxfoundation.org, jirislaby@kernel.org, tmaimon77@gmail.com, catalin.marinas@arm.com, will@kernel.org Cc: devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-serial@vger.kernel.org, arnd@arndb.de, soc@kernel.org, schung@nuvoton.com, mjchen@nuvoton.com, Jacky Huang Subject: [PATCH v11 00/10] Introduce Nuvoton ma35d1 SoC Date: Tue, 16 May 2023 07:52:07 +0000 Message-Id: <20230516075217.205401-1-ychuang570808@gmail.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_ENVFROM_END_DIGIT, FREEMAIL_FROM,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Jacky Huang This patchset adds initial support for the Nuvoton ma35d1 SoC, including initial device tree, clock driver, reset driver, and serial driver. This patchset cover letter is based from the initial support for Nuvoton ma35d1 to keep tracking the version history. This patchset had been applied to Linux kernel 6.4.0-rc2-dirty and tested on the Nuvoton ma35d1 SOM evaluation board. (ma35d1 information: https://www.nuvoton.com/products/microprocessors/arm-cortex-a35-mpus/) MA35D1 porting on linux-5.10.y can be found at: https://github.com/OpenNuvoton/MPU-Family v11: - Modify serial driver - Fixed several coding style issues - Fixed ma35d1serial_set_mctrl() - Added the 'MA35_' prefix to all register and bit field definitions. - Used 'ttyNVT' instead of 'ttyS' - Modify clock driver - Added 'source nuvoton/Kconfig' to drivers/clk/Kconfig - Fixed several coding issues - Removed unnecessary inline specifier - Modify reset driver - Fixed typo and added comments - Modify ma35d1.dtsi l2-cache node - Added cache-unified and cache-size properties v10: - Change from using ARCH_NUVOTON to using ARCH_MA35. The following patch files have been modified: - patch 1 arch/arm64/Kconfig.platforms - patch 2 arch/arm64/configs/defconfig - patch 7 arch/arm64/boot/dts/nuvoton/Makefile - patch 8 drivers/clk/Makefile drivers/clk/nuvoton/Kconfig drivers/clk/nuvoton/Makefile - patch 9 drivers/reset/Kconfig - patch 10 drivers/tty/serial/Kconfig v9: - Combine MAINTAINERS patch into patch 5 'dt-bindings: arm: Add initial bindings for Nuvoton platform' - Modify clock driver - Use the helper function for 64-bit division - Fixed minor issues - Modify reset driver - Refine coding style and add required header files - Add spin_lock protection - Add error return handling to the serial driver probe function v8: - Remove '0005-dt-bindings-mfd-syscon-Add-nuvoton-ma35d1-sys-compat.patch' as it was applied. - Modify MAINTAINERS NUVOTON MA35 and NPCM path settings - Remove 'syscon' from dtsi 'sys' node and modify the corresponding yaml - Modify clock driver - Remove the header file and move definitions into .c files. - Use parent_data instead of parent name. - Modify serial driver - Modify reset driver - Modify reset register/offset lookup table to be indexed by reset id - Combined reset and reboot structure v7: - Fixed dts system-management node and compatible driver - move 'nuvoton,npcm-gcr.yaml' from 'binding/arm/nuvoton' to 'binding/soc/nuvoton' - In ma35d1.dtsi, create the soc node for ma35d1 SoC - Modify the issues found in serial driver - Modify the issues found in clock driver - Modify the IDs of reset driver to be contiguous numbers and use lookup table to find register offset and bit position. - Modify MAINTAINERS NUVOTON NPCM path as npcm directory name to nuvoton v6: - Combine nuvoton,ma35d1-clk.yaml and nuvoton,ma35d1-clk.h into one patch - Combine nuvoton,ma35d1-reset.yaml and nuvoton,ma35d1-reset.h into one patch - rename Documentation/devicetree/bindings/arm/npcm directory as nuvoton - Remove patch for adding include/linux/mfd/ma35d1-sys.h as it's not required - Update dtsi & dts files and move board-specific nodes to dts - Modify reset driver - Modify serial driver, fix coding style issues - Modify clock driver, rewrite the PLL calculation functions v5: - Add ARCH_NUVOTON to arm64 Kconfig - Add ARCH_NUVOTON to defconfig - Add the clock driver - Add the reset driver - Add the serial driver - Add us to the maintainer v4: - patch 4/5 is a resend - Fixed dt_binding_check errors of nuvoton,ma35d1-clk.yaml - Modify ma35d1.dtsi 1. Add a node hxt_24m 2. Fixed the base address of gic node 3. Add clocks and clock-names to clock node - Fixed borad binding mistakes of nuvoton.yaml v3: - added patch 4/5 and 5/5 - introduce CONFIG_ARCH_NUVOTON option - add initial bindings for Nuvoton Platform boards - fixed coding style problem of nuvoton,ma35d1-clk.h - added CAPLL to clock-controller node - modify the chosen node of ma35d1-evb.dts - modify clock yaml "clk-pll-mode" to "nuvoton,clk-pll-mode" v2: - fixed dt_binding_check failed of nuvoton,ma35d1-clk.yaml Jacky Huang (10): arm64: Kconfig.platforms: Add config for Nuvoton MA35 platform arm64: defconfig: Add support for Nuvoton MA35 family SoCs dt-bindings: clock: nuvoton: add binding for ma35d1 clock controller dt-bindings: reset: nuvoton: Document ma35d1 reset control dt-bindings: arm: Add initial bindings for Nuvoton platform dt-bindings: serial: Document ma35d1 uart controller arm64: dts: nuvoton: Add initial ma35d1 device tree clk: nuvoton: Add clock driver for ma35d1 clock controller reset: Add Nuvoton ma35d1 reset driver support tty: serial: Add Nuvoton ma35d1 serial driver support .../bindings/arm/nuvoton/nuvoton,ma35d1.yaml | 30 + .../npcm.yaml => nuvoton/nuvoton,npcm.yaml} | 2 +- .../bindings/clock/nuvoton,ma35d1-clk.yaml | 63 ++ .../bindings/reset/nuvoton,ma35d1-reset.yaml | 45 + .../serial/nuvoton,ma35d1-serial.yaml | 48 + .../nuvoton/nuvoton,npcm-gcr.yaml} | 2 +- MAINTAINERS | 13 +- arch/arm64/Kconfig.platforms | 8 + arch/arm64/boot/dts/nuvoton/Makefile | 2 + .../boot/dts/nuvoton/ma35d1-iot-512m.dts | 56 ++ .../boot/dts/nuvoton/ma35d1-som-256m.dts | 56 ++ arch/arm64/boot/dts/nuvoton/ma35d1.dtsi | 234 +++++ arch/arm64/configs/defconfig | 1 + drivers/clk/Kconfig | 1 + drivers/clk/Makefile | 1 + drivers/clk/nuvoton/Kconfig | 19 + drivers/clk/nuvoton/Makefile | 4 + drivers/clk/nuvoton/clk-ma35d1-divider.c | 135 +++ drivers/clk/nuvoton/clk-ma35d1-pll.c | 361 +++++++ drivers/clk/nuvoton/clk-ma35d1.c | 933 ++++++++++++++++++ drivers/reset/Kconfig | 6 + drivers/reset/Makefile | 1 + drivers/reset/reset-ma35d1.c | 235 +++++ drivers/tty/serial/Kconfig | 18 + drivers/tty/serial/Makefile | 1 + drivers/tty/serial/ma35d1_serial.c | 800 +++++++++++++++ .../dt-bindings/clock/nuvoton,ma35d1-clk.h | 253 +++++ .../dt-bindings/reset/nuvoton,ma35d1-reset.h | 108 ++ 28 files changed, 3433 insertions(+), 3 deletions(-) create mode 100644 Documentation/devicetree/bindings/arm/nuvoton/nuvoton,ma35d1.yaml rename Documentation/devicetree/bindings/arm/{npcm/npcm.yaml => nuvoton/nuvoton,npcm.yaml} (93%) create mode 100644 Documentation/devicetree/bindings/clock/nuvoton,ma35d1-clk.yaml create mode 100644 Documentation/devicetree/bindings/reset/nuvoton,ma35d1-reset.yaml create mode 100644 Documentation/devicetree/bindings/serial/nuvoton,ma35d1-serial.yaml rename Documentation/devicetree/bindings/{arm/npcm/nuvoton,gcr.yaml => soc/nuvoton/nuvoton,npcm-gcr.yaml} (93%) create mode 100644 arch/arm64/boot/dts/nuvoton/ma35d1-iot-512m.dts create mode 100644 arch/arm64/boot/dts/nuvoton/ma35d1-som-256m.dts create mode 100644 arch/arm64/boot/dts/nuvoton/ma35d1.dtsi create mode 100644 drivers/clk/nuvoton/Kconfig create mode 100644 drivers/clk/nuvoton/Makefile create mode 100644 drivers/clk/nuvoton/clk-ma35d1-divider.c create mode 100644 drivers/clk/nuvoton/clk-ma35d1-pll.c create mode 100644 drivers/clk/nuvoton/clk-ma35d1.c create mode 100644 drivers/reset/reset-ma35d1.c create mode 100644 drivers/tty/serial/ma35d1_serial.c create mode 100644 include/dt-bindings/clock/nuvoton,ma35d1-clk.h create mode 100644 include/dt-bindings/reset/nuvoton,ma35d1-reset.h -- 2.34.1