Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Wed, 17 May 2023 13:58:11 +0100
From:   Conor Dooley <conor.dooley@microchip.com>
To:     Steen Hegelund <steen.hegelund@microchip.com>
CC:     Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Lars Povlsen <lars.povlsen@microchip.com>,
        Daniel Machon <daniel.machon@microchip.com>,
        <UNGLinuxDriver@microchip.com>, <devicetree@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>, <nicolas.ferre@microchip.com>
Subject: Re: [PATCH] arm64: dts: microchip: add missing cache properties
Message-ID: <20230517-revivable-scuba-dc7ece33723c@wendy>
References: <20230421223155.115339-1-krzysztof.kozlowski@linaro.org>
 <151169f7-dcdb-47f1-9616-67c3c388a233@linaro.org>
 <7772a5981d9a3d46056a53997162d1d75d22a701.camel@microchip.com>
 <41c72642-7d46-d7d1-d49a-6bef685f934c@linaro.org>
 <20230517-crop-limeade-73369ac8594d@wendy>
 <67bf21d4cf9573233fc8154ae73b966adba6df09.camel@microchip.com>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
        protocol="application/pgp-signature"; boundary="2ATput7/eoNE7mQn"
Content-Disposition: inline
In-Reply-To: <67bf21d4cf9573233fc8154ae73b966adba6df09.camel@microchip.com>
Precedence: bulk

--2ATput7/eoNE7mQn
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Wed, May 17, 2023 at 02:46:38PM +0200, Steen Hegelund wrote:
> On Wed, 2023-05-17 at 13:37 +0100, Conor Dooley wrote:
> > On Wed, May 17, 2023 at 02:10:53PM +0200, Krzysztof Kozlowski wrote:

> > > For future (and all previous patches), please think what do you
> > > (you=3DMicrochip) want to do with it. If you do not handle the patche=
s,
> > > then someone should or the platform should be marked as "Odd fixes".
> >=20
> > If noone is set up to actually be the maintainer of the tree, and the
> > patch volume is low, it might be a good idea to combine its maintenance
> > with some of the other microchip trees.
> >=20
> > I've added Nicolas to CC here, since he is the main maintainer for the
> > 32-bit ARM Microchip stuff. For some context, I maintain the RISC-V
> > Microchip bits and a few other things like dt-bindings and some
> > non-microchip RISC-V platforms.
> >=20
> > If you like, I could easily pick up patches for
> > arch/arm64/boot/dts/microchip/* as I am already sending PRs to Arnd for
> > other trees and another branch would not be much overhead!
> >=20
> > Clearly I do not know the hardware at all, and reviewing the patches
> > would still be up to you, but I could handle the "administrative" side
> > of things (applying the patches & sending PRs) if that would be helpful?
> >=20
> > Otherwise, Nicolas & I could probably help you through setting things up
> > to send PRs without taking up Krzysztof's time?
> >=20
> > Either works for me!
>=20
> It would be preferable for me if you (Conor) would handle the
> arch/arm64/boot/dts/microchip/* tree as you suggested.  It is not often we
> update it, so it will hopefully be low overhead for you.

Okay. I will send a patch for MAINTAINERS then - although I'll give
Nicolas a change to look at it this thread first ;)
If the mpu32 guys ever decide to become mpu64 then we can perhaps
re-visit things.

> Thanks to both of you for the assistance.

No worries chief.

--2ATput7/eoNE7mQn
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZGTPYwAKCRB4tDGHoIJi
0vq4AQDam3z9mzYOVIZmJgVwduNQuHbUo0n9SYMThMhW/brX4AEAzsdg66m9cs9r
VESVBV35h+K95krEtxT7oAAGVOQjrAw=
=yRWl
-----END PGP SIGNATURE-----

--2ATput7/eoNE7mQn--