Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Thu, 18 May 2023 08:23:55 +0100
Message-ID: <86mt22ksqc.wl-maz@kernel.org>
From:   Marc Zyngier <maz@kernel.org>
To:     Yan =?UTF-8?B?WmhlbmfvvIjkuKXmlL/vvIk=?= <zhengyan@asrmicro.com>
Cc:     "tglx@linutronix.de" <tglx@linutronix.de>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        Gao =?UTF-8?B?TWVpdGFv77yI6auY546r5rab77yJ?= 
        <meitaogao@asrmicro.com>,
        =?UTF-8?B?Ilpob3UgUWlhbyjlkajkvqgpIg==?= <qiaozhou@asrmicro.com>,
        =?UTF-8?B?IlpoYW5nIFpoaXpob3Uo5byg5rK75rSyKSI=?= 
        <zhizhouzhang@asrmicro.com>
Subject: Re: [PATCH] irqchip/gic-v3: workaround for ASR8601 when reading mpidr
In-Reply-To: <05d97f210e484a07887f1e476fa4cae5@exch03.asrmicro.com>
References: <20230517075500.43516-1-zhengyan@asrmicro.com>
        <86ttwbl5nq.wl-maz@kernel.org>
        <9dcef1c9343041c49a92ec8cd40d6331@exch03.asrmicro.com>
        <86sfbvktas.wl-maz@kernel.org>
        <05d97f210e484a07887f1e476fa4cae5@exch03.asrmicro.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/28.2
 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO)
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: quoted-printable
Precedence: bulk

On Thu, 18 May 2023 04:15:54 +0100,
Yan Zheng=EF=BC=88=E4=B8=A5=E6=94=BF=EF=BC=89 <zhengyan@asrmicro.com> wrote:
>=20
>=20
>=20
> > -----Original Message-----
> > From: Marc Zyngier [mailto:maz@kernel.org]
> > Sent: Wednesday, May 17, 2023 8:59 PM
> > To: Yan Zheng=EF=BC=88=E4=B8=A5=E6=94=BF=EF=BC=89 <zhengyan@asrmicro.co=
m>
> > Cc: tglx@linutronix.de; linux-kernel@vger.kernel.org; Gao Meitao=EF=BC=
=88=E9=AB=98=E7=8E=AB=E6=B6=9B=EF=BC=89
> > <meitaogao@asrmicro.com>; Zhou Qiao(=E5=91=A8=E4=BE=A8) <qiaozhou@asrmi=
cro.com>;
> > Zhang Zhizhou(=E5=BC=A0=E6=B2=BB=E6=B4=B2) <zhizhouzhang@asrmicro.com>
> > Subject: Re: [PATCH] irqchip/gic-v3: workaround for ASR8601 when reading
> > mpidr
> >=20
> > On Wed, 17 May 2023 11:45:22 +0100,
> > Yan Zheng=EF=BC=88=E4=B8=A5=E6=94=BF=EF=BC=89 <zhengyan@asrmicro.com> w=
rote:
> > >
> > >
> > >
> > > > -----Original Message-----
> > > > From: Marc Zyngier [mailto:maz@kernel.org]
> > > > Sent: Wednesday, May 17, 2023 4:32 PM
> > > > To: Yan Zheng=EF=BC=88=E4=B8=A5=E6=94=BF=EF=BC=89 <zhengyan@asrmicr=
o.com>
> > > > Cc: tglx@linutronix.de; linux-kernel@vger.kernel.org; Gao
> > > > Meitao=EF=BC=88=E9=AB=98=E7=8E=AB=E6=B6=9B=EF=BC=89
> > > > <meitaogao@asrmicro.com>; Zhou Qiao(=E5=91=A8=E4=BE=A8) <qiaozhou@a=
srmicro.com>;
> > > > Zhang Zhizhou(=E5=BC=A0=E6=B2=BB=E6=B4=B2) <zhizhouzhang@asrmicro.c=
om>
> > > > Subject: Re: [PATCH] irqchip/gic-v3: workaround for ASR8601 when
> > > > reading mpidr
> > > >
> > > > On Wed, 17 May 2023 08:55:00 +0100,
> > > > zhengyan <zhengyan@asrmicro.com> wrote:
> > > > >
> > > > > This patch add workaround for ASR8601, which uses an armv8.2
> > > > > processor with a gic-500. ARMv8.2 uses Multiprocessor Affinity
> > > > > Register to identify the logical address of the core by
> > > > > | cluster | core | thread |.
> > > >
> > > > Not quite. The ARMv8.2 architecture doesn't say *any* of that. It is
> > > > ARM's
> > > > *implementations* that follow this scheme.
> > > >
> > >
> > > Really thank you for rapid response,
> > > Yes, as arm documents
> > > https://developer.arm.com/docuentation/ka002107/latest said
> >=20
> > This page doesn't exist.
> >=20
>=20
> Sorry for my mistake,
> https://developer.arm.com/documentation/ka002107/latest
> extract from the docs:
> The Arm-v8.0 CPUs use affinity 0 for a CPU and affinity 1 for a cluster. =

> All Arm-v8.2 CPUs use affinity 2 for a cluster, 1 for a CPU, and 0 for a =
thread.
> The GIC-500 does not support affinity 2. Therefore, the GIC-500 cannot ro=
ute=20
> Shared Peripheral Interrupts (SPIs) or Software Generated Interrupts (SGI=
s)=20
> correctly for Arm-v8.2 CPUs.=20
> The GIC-500 does not have correct buses to connect the system together.

All these are implementations. Nothing to do with the architecture
(which only mentions the notion of 'cluster' when talking about
caches).

Anyway, let's move on.

>
> > > It comes from armv8.2 get 3 types for affinity (arm v8.0 cpus only get
> > > 2 types) And it's an implementations issue.
> >=20
> > Again, this has nothing to do with the ARMv8.2 architecture. Nor the
> > ARMv8.0 architecture. Please read the ARM ARM, which says absolutely
> > *nothing* of what the various affinity levels are for.
> >=20
>=20
> As the extract from pervious part mentioned,
> It seems like this issue related to that? I just want to mention that
> this issue is cause by HW choice in the commit message.

You can say that GIC500 is incompatible with ARMv8.2 implementations
from ARM, and that a workaround is needed for that.

Thanks,

	M.

--=20
Without deviation from the norm, progress is not possible.