Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp1068972rwd; Thu, 18 May 2023 07:35:02 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7g+mI57LuPYVLE/KQWVhOZjQaAeIHdPW7OdJuV8UwNgS9fPuBAS1o2tcfieMEQhk/Ix7ia X-Received: by 2002:a05:6a20:a3a5:b0:ef:7aa2:3cfd with SMTP id w37-20020a056a20a3a500b000ef7aa23cfdmr2185539pzk.50.1684420501682; Thu, 18 May 2023 07:35:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684420501; cv=none; d=google.com; s=arc-20160816; b=xaUTF9E0qSL1hPefEIVGj/o6Ahtd0q68oyBATnUxYWu/6irvNOZ5EWCzhnZ63QyTJU BWr4CqyhIU/Fb2B6I1xOK4OlYYVcfgH+TwJqXhMYFVHRWEWgrquYNMUhqYWHbsDrZhU4 WHaPkcnTlZdq+AjAkwgeOh7w/4RHDoCdtktdPWMjoYkK9SaYgIEGBp2JKYQTqDWmNhDh eapxNWImQrsCJkpI9J5+GAGrw5bM7HwEPwqeULvD4Ffy/xZwRrlt7GKo6p6X++KsHtmB yMquXHPpnTEcoEji2/CFkkWrC3nAXAX9o3R2Fda5Tlguo7B+XUwRcGjUXTFF1/9+CDxE DY4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=rUzucBhy6mpb1lXe0GJECTxOH6Mo6nNunhVN5L3B7/c=; b=eX+aWQI80gsMlRv97n52VAwJb2UBi8oBia9+Rw4LmuMmzkBV96WXHUF8iYX4rqmCtB N6auJQrVyTXI4FLKMP9AutfUzjv0P2s51Jlsf06SbZL6t0+OVuRH2ag3dmhCuVO7jFhK 01qalV0Mqd3Tp01XaYhpvh0vTNRhOLvn5j9hmaS6inxgVC+AizsAFhsn0sfwPXwe017R y6TaPqEK2bSHhcoW4tZRW0TeU5kAArar1fmoGk/GDcNCbRwix5aCNQpS2Xw0RYJ/dHCQ RDGMVCAYtPQW3VgX3KZwDgZsiLjsBGMaCrmWeUipTpeIYgS4bMa2j0cmD+BZOBuJWJwX p3Fw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@google.com header.s=20221208 header.b=v1FaUZ7C; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id p28-20020a63741c000000b0050bc9305e5bsi1573459pgc.122.2023.05.18.07.34.45; Thu, 18 May 2023 07:35:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@google.com header.s=20221208 header.b=v1FaUZ7C; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231435AbjEROKf (ORCPT + 99 others); Thu, 18 May 2023 10:10:35 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44926 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230321AbjEROKd (ORCPT ); Thu, 18 May 2023 10:10:33 -0400 Received: from mail-il1-x130.google.com (mail-il1-x130.google.com [IPv6:2607:f8b0:4864:20::130]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 26294A6 for ; Thu, 18 May 2023 07:10:31 -0700 (PDT) Received: by mail-il1-x130.google.com with SMTP id e9e14a558f8ab-335d6260e9bso126435ab.1 for ; Thu, 18 May 2023 07:10:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20221208; t=1684419030; x=1687011030; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=rUzucBhy6mpb1lXe0GJECTxOH6Mo6nNunhVN5L3B7/c=; b=v1FaUZ7CaZi4WFzRFrTkK9tpvRk4pIlr6+s6oU0uMbph7e356FAjAuLLJrRJBOJERm gEmc6rwkQxPRIK8FlFxfG04gEeD4tZGDZMhVAOXc31M4xJlDx1NK0KZI7YnkQ1UqK7Ij 3s0j8+7/GlQ/TbOhbAup0vP19lIXscBEGLkm8h2VlFVe9a3/Dq2L2hbLTS0HMZJdDeg8 dRH00RnhdghefGRr0dYAMh9difG0wU4fe/M/0ea0PNj2GHbM1rS2do6/e2Lgl5m4i8DI vvbj2Zc9kHMGGf9tcuOWBMQ/rUV3DGWSeBL8w2550EiF8dZNdLgRrtZnTayMOjlXmezh aUYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1684419030; x=1687011030; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rUzucBhy6mpb1lXe0GJECTxOH6Mo6nNunhVN5L3B7/c=; b=S2E0psk7nymeaJ2acN8eWebw1qs07CWDFEwzF+4LIfIl5KJLv2hoIxsz2mJ4eN/6IQ bGTs6VOpAQMqDpDyqVMKsric9c1FOHIzuSVgo80KsX1s7o01BKKcVGrC6OVF++tHr4xg ZaJsXGd/2roBXYDwLpYyN46m38SGOy4ae6ZTRmHSyXsXUyZvqHslYqtoypZWc7y/1Dgw kkSZChgQOADWiSxzl/JebH48QwSlq5YvjCQ11JeK4KCU9YLmGq7RYGEV/W66uPn8GzFX biaGq3MinapXog7UlA8VI/Q+ihH4UisDdl++pMQxaP2BdlUSqRf+LSR68tpIUs/KH0v9 EAYA== X-Gm-Message-State: AC+VfDzeMLSkrT6SfhXlQ3hMvUgulp7S8gmwZBiuJvRH0aESAO1I3E38 ZYDQkTY1KhN2QernTYyVKIB9jm7bUj7C22F7irZ4fg== X-Received: by 2002:a05:6e02:1486:b0:325:d0d8:2ddb with SMTP id n6-20020a056e02148600b00325d0d82ddbmr156427ilk.15.1684419030191; Thu, 18 May 2023 07:10:30 -0700 (PDT) MIME-Version: 1.0 References: <20230517225707.2682235-1-irogers@google.com> In-Reply-To: From: Ian Rogers Date: Thu, 18 May 2023 07:10:18 -0700 Message-ID: Subject: Re: [PATCH v1 1/2] perf test attr: Update no event/metric expectations To: "Liang, Kan" Cc: Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Mark Rutland , Alexander Shishkin , Jiri Olsa , Namhyung Kim , Adrian Hunter , James Clark , Thomas Richter , linux-perf-users@vger.kernel.org, linux-kernel@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-17.6 required=5.0 tests=BAYES_00,DKIMWL_WL_MED, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF, ENV_AND_HDR_SPF_MATCH,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,USER_IN_DEF_DKIM_WL,USER_IN_DEF_SPF_WL autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, May 18, 2023 at 6:01=E2=80=AFAM Liang, Kan wrote: > > > > On 2023-05-17 6:57 p.m., Ian Rogers wrote: > > Previously hard coded events/metrics were used, update for the use of > > the TopdownL1 json metric group. > > > > Fixes: 94b1a603fca7 ("perf stat: Add TopdownL1 metric as a default if p= resent") > > Signed-off-by: Ian Rogers > > --- > > tools/perf/tests/attr/base-stat | 2 +- > > tools/perf/tests/attr/test-stat-default | 80 ++++++++----- > > tools/perf/tests/attr/test-stat-detailed-1 | 95 +++++++++------ > > tools/perf/tests/attr/test-stat-detailed-2 | 119 +++++++++++-------- > > tools/perf/tests/attr/test-stat-detailed-3 | 127 ++++++++++++--------- > > 5 files changed, 249 insertions(+), 174 deletions(-) > > > > diff --git a/tools/perf/tests/attr/base-stat b/tools/perf/tests/attr/ba= se-stat > > index a21fb65bc012..fccd8ec4d1b0 100644 > > --- a/tools/perf/tests/attr/base-stat > > +++ b/tools/perf/tests/attr/base-stat > > @@ -16,7 +16,7 @@ pinned=3D0 > > exclusive=3D0 > > exclude_user=3D0 > > exclude_kernel=3D0|1 > > -exclude_hv=3D0 > > +exclude_hv=3D0|1 > > exclude_idle=3D0 > > mmap=3D0 > > comm=3D0 > > diff --git a/tools/perf/tests/attr/test-stat-default b/tools/perf/tests= /attr/test-stat-default > > index d8ea6a88163f..a1e2da0a9a6d 100644 > > --- a/tools/perf/tests/attr/test-stat-default > > +++ b/tools/perf/tests/attr/test-stat-default > > @@ -40,7 +40,6 @@ fd=3D6 > > type=3D0 > > config=3D7 > > optional=3D1 > > - > > # PERF_TYPE_HARDWARE / PERF_COUNT_HW_STALLED_CYCLES_BACKEND > > [event7:base-stat] > > fd=3D7 > > @@ -89,79 +88,98 @@ enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-bad-spec (0x8100) > > +# PERF_TYPE_RAW / topdown-fe-bound (0x8200) > > [event13:base-stat] > > fd=3D13 > > group_fd=3D11 > > type=3D4 > > -config=3D33024 > > +config=3D33280 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-fe-bound (0x8200) > > +# PERF_TYPE_RAW / topdown-be-bound (0x8300) > > [event14:base-stat] > > fd=3D14 > > group_fd=3D11 > > type=3D4 > > -config=3D33280 > > +config=3D33536 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-be-bound (0x8300) > > +# PERF_TYPE_RAW / topdown-bad-spec (0x8100) > > [event15:base-stat] > > fd=3D15 > > group_fd=3D11 > > type=3D4 > > -config=3D33536 > > +config=3D33024 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-heavy-ops (0x8400) > > +# PERF_TYPE_RAW / INT_MISC.UOP_DROPPING > > [event16:base-stat] > > fd=3D16 > > -group_fd=3D11 > > type=3D4 > > -config=3D33792 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D4109 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-br-mispredict (0x8500) > > +# PERF_TYPE_RAW / cpu/INT_MISC.RECOVERY_CYCLES,cmask=3D1,edge/ > > [event17:base-stat] > > fd=3D17 > > -group_fd=3D11 > > type=3D4 > > -config=3D34048 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D17039629 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-fetch-lat (0x8600) > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.THREAD > > [event18:base-stat] > > fd=3D18 > > -group_fd=3D11 > > type=3D4 > > -config=3D34304 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D60 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-mem-bound (0x8700) > > +# PERF_TYPE_RAW / INT_MISC.RECOVERY_CYCLES_ANY > > [event19:base-stat] > > fd=3D19 > > -group_fd=3D11 > > type=3D4 > > -config=3D34560 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D2097421 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.REF_XCLK > > +[event20:base-stat] > > +fd=3D20 > > +type=3D4 > > +config=3D316 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / IDQ_UOPS_NOT_DELIVERED.CORE > > +[event21:base-stat] > > +fd=3D21 > > +type=3D4 > > +config=3D412 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE > > +[event22:base-stat] > > +fd=3D22 > > +type=3D4 > > +config=3D572 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / UOPS_RETIRED.RETIRE_SLOTS > > > Most of the newly added events are non-architectural events. The event > name and the encoding could be changed later. I don't think it's a good > idea to hard code them in the test. Could we read the TopdownL1 metrics, > get a event list at runtime, and then only test those events? Not really, this test fix is targeting 6.4 which shouldn't be a moving target. We can do something better in 6.5. Fwiw, on hybrid you get events on 2 PMUs, possibly with the PMU type encoded in the high part of the config. Let's see how hybrid dealt with this test: https://git.kernel.org/pub/scm/linux/kernel/git/acme/linux.git/tree/tools/p= erf/tests/attr.c?h=3Dperf-tools#n188 Oh. Thanks, Ian > Thanks, > Kan > > > +[event23:base-stat] > > +fd=3D23 > > +type=3D4 > > +config=3D706 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / UOPS_ISSUED.ANY > > +[event24:base-stat] > > +fd=3D24 > > +type=3D4 > > +config=3D270 > > optional=3D1 > > diff --git a/tools/perf/tests/attr/test-stat-detailed-1 b/tools/perf/te= sts/attr/test-stat-detailed-1 > > index b656ab93c5bf..1c52cb05c900 100644 > > --- a/tools/perf/tests/attr/test-stat-detailed-1 > > +++ b/tools/perf/tests/attr/test-stat-detailed-1 > > @@ -90,89 +90,108 @@ enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-bad-spec (0x8100) > > +# PERF_TYPE_RAW / topdown-fe-bound (0x8200) > > [event13:base-stat] > > fd=3D13 > > group_fd=3D11 > > type=3D4 > > -config=3D33024 > > +config=3D33280 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-fe-bound (0x8200) > > +# PERF_TYPE_RAW / topdown-be-bound (0x8300) > > [event14:base-stat] > > fd=3D14 > > group_fd=3D11 > > type=3D4 > > -config=3D33280 > > +config=3D33536 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-be-bound (0x8300) > > +# PERF_TYPE_RAW / topdown-bad-spec (0x8100) > > [event15:base-stat] > > fd=3D15 > > group_fd=3D11 > > type=3D4 > > -config=3D33536 > > +config=3D33024 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-heavy-ops (0x8400) > > +# PERF_TYPE_RAW / INT_MISC.UOP_DROPPING > > [event16:base-stat] > > fd=3D16 > > -group_fd=3D11 > > type=3D4 > > -config=3D33792 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D4109 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-br-mispredict (0x8500) > > +# PERF_TYPE_RAW / cpu/INT_MISC.RECOVERY_CYCLES,cmask=3D1,edge/ > > [event17:base-stat] > > fd=3D17 > > -group_fd=3D11 > > type=3D4 > > -config=3D34048 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D17039629 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-fetch-lat (0x8600) > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.THREAD > > [event18:base-stat] > > fd=3D18 > > -group_fd=3D11 > > type=3D4 > > -config=3D34304 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D60 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-mem-bound (0x8700) > > +# PERF_TYPE_RAW / INT_MISC.RECOVERY_CYCLES_ANY > > [event19:base-stat] > > fd=3D19 > > -group_fd=3D11 > > type=3D4 > > -config=3D34560 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D2097421 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.REF_XCLK > > +[event20:base-stat] > > +fd=3D20 > > +type=3D4 > > +config=3D316 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / IDQ_UOPS_NOT_DELIVERED.CORE > > +[event21:base-stat] > > +fd=3D21 > > +type=3D4 > > +config=3D412 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE > > +[event22:base-stat] > > +fd=3D22 > > +type=3D4 > > +config=3D572 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / UOPS_RETIRED.RETIRE_SLOTS > > +[event23:base-stat] > > +fd=3D23 > > +type=3D4 > > +config=3D706 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / UOPS_ISSUED.ANY > > +[event24:base-stat] > > +fd=3D24 > > +type=3D4 > > +config=3D270 > > optional=3D1 > > > > # PERF_TYPE_HW_CACHE / > > # PERF_COUNT_HW_CACHE_L1D << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event20:base-stat] > > -fd=3D20 > > +[event25:base-stat] > > +fd=3D25 > > type=3D3 > > config=3D0 > > optional=3D1 > > @@ -181,8 +200,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_L1D << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event21:base-stat] > > -fd=3D21 > > +[event26:base-stat] > > +fd=3D26 > > type=3D3 > > config=3D65536 > > optional=3D1 > > @@ -191,8 +210,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_LL << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event22:base-stat] > > -fd=3D22 > > +[event27:base-stat] > > +fd=3D27 > > type=3D3 > > config=3D2 > > optional=3D1 > > @@ -201,8 +220,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_LL << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event23:base-stat] > > -fd=3D23 > > +[event28:base-stat] > > +fd=3D28 > > type=3D3 > > config=3D65538 > > optional=3D1 > > diff --git a/tools/perf/tests/attr/test-stat-detailed-2 b/tools/perf/te= sts/attr/test-stat-detailed-2 > > index 97625090a1c4..7e961d24a885 100644 > > --- a/tools/perf/tests/attr/test-stat-detailed-2 > > +++ b/tools/perf/tests/attr/test-stat-detailed-2 > > @@ -90,89 +90,108 @@ enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-bad-spec (0x8100) > > +# PERF_TYPE_RAW / topdown-fe-bound (0x8200) > > [event13:base-stat] > > fd=3D13 > > group_fd=3D11 > > type=3D4 > > -config=3D33024 > > +config=3D33280 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-fe-bound (0x8200) > > +# PERF_TYPE_RAW / topdown-be-bound (0x8300) > > [event14:base-stat] > > fd=3D14 > > group_fd=3D11 > > type=3D4 > > -config=3D33280 > > +config=3D33536 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-be-bound (0x8300) > > +# PERF_TYPE_RAW / topdown-bad-spec (0x8100) > > [event15:base-stat] > > fd=3D15 > > group_fd=3D11 > > type=3D4 > > -config=3D33536 > > +config=3D33024 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-heavy-ops (0x8400) > > +# PERF_TYPE_RAW / INT_MISC.UOP_DROPPING > > [event16:base-stat] > > fd=3D16 > > -group_fd=3D11 > > type=3D4 > > -config=3D33792 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D4109 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-br-mispredict (0x8500) > > +# PERF_TYPE_RAW / cpu/INT_MISC.RECOVERY_CYCLES,cmask=3D1,edge/ > > [event17:base-stat] > > fd=3D17 > > -group_fd=3D11 > > type=3D4 > > -config=3D34048 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D17039629 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-fetch-lat (0x8600) > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.THREAD > > [event18:base-stat] > > fd=3D18 > > -group_fd=3D11 > > type=3D4 > > -config=3D34304 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D60 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-mem-bound (0x8700) > > +# PERF_TYPE_RAW / INT_MISC.RECOVERY_CYCLES_ANY > > [event19:base-stat] > > fd=3D19 > > -group_fd=3D11 > > type=3D4 > > -config=3D34560 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D2097421 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.REF_XCLK > > +[event20:base-stat] > > +fd=3D20 > > +type=3D4 > > +config=3D316 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / IDQ_UOPS_NOT_DELIVERED.CORE > > +[event21:base-stat] > > +fd=3D21 > > +type=3D4 > > +config=3D412 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE > > +[event22:base-stat] > > +fd=3D22 > > +type=3D4 > > +config=3D572 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / UOPS_RETIRED.RETIRE_SLOTS > > +[event23:base-stat] > > +fd=3D23 > > +type=3D4 > > +config=3D706 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / UOPS_ISSUED.ANY > > +[event24:base-stat] > > +fd=3D24 > > +type=3D4 > > +config=3D270 > > optional=3D1 > > > > # PERF_TYPE_HW_CACHE / > > # PERF_COUNT_HW_CACHE_L1D << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event20:base-stat] > > -fd=3D20 > > +[event25:base-stat] > > +fd=3D25 > > type=3D3 > > config=3D0 > > optional=3D1 > > @@ -181,8 +200,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_L1D << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event21:base-stat] > > -fd=3D21 > > +[event26:base-stat] > > +fd=3D26 > > type=3D3 > > config=3D65536 > > optional=3D1 > > @@ -191,8 +210,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_LL << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event22:base-stat] > > -fd=3D22 > > +[event27:base-stat] > > +fd=3D27 > > type=3D3 > > config=3D2 > > optional=3D1 > > @@ -201,8 +220,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_LL << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event23:base-stat] > > -fd=3D23 > > +[event28:base-stat] > > +fd=3D28 > > type=3D3 > > config=3D65538 > > optional=3D1 > > @@ -211,8 +230,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_L1I << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event24:base-stat] > > -fd=3D24 > > +[event29:base-stat] > > +fd=3D29 > > type=3D3 > > config=3D1 > > optional=3D1 > > @@ -221,8 +240,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_L1I << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event25:base-stat] > > -fd=3D25 > > +[event30:base-stat] > > +fd=3D30 > > type=3D3 > > config=3D65537 > > optional=3D1 > > @@ -231,8 +250,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_DTLB << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event26:base-stat] > > -fd=3D26 > > +[event31:base-stat] > > +fd=3D31 > > type=3D3 > > config=3D3 > > optional=3D1 > > @@ -241,8 +260,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_DTLB << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event27:base-stat] > > -fd=3D27 > > +[event32:base-stat] > > +fd=3D32 > > type=3D3 > > config=3D65539 > > optional=3D1 > > @@ -251,8 +270,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_ITLB << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event28:base-stat] > > -fd=3D28 > > +[event33:base-stat] > > +fd=3D33 > > type=3D3 > > config=3D4 > > optional=3D1 > > @@ -261,8 +280,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_ITLB << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event29:base-stat] > > -fd=3D29 > > +[event34:base-stat] > > +fd=3D34 > > type=3D3 > > config=3D65540 > > optional=3D1 > > diff --git a/tools/perf/tests/attr/test-stat-detailed-3 b/tools/perf/te= sts/attr/test-stat-detailed-3 > > index d555042e3fbf..e50535f45977 100644 > > --- a/tools/perf/tests/attr/test-stat-detailed-3 > > +++ b/tools/perf/tests/attr/test-stat-detailed-3 > > @@ -90,89 +90,108 @@ enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-bad-spec (0x8100) > > +# PERF_TYPE_RAW / topdown-fe-bound (0x8200) > > [event13:base-stat] > > fd=3D13 > > group_fd=3D11 > > type=3D4 > > -config=3D33024 > > +config=3D33280 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-fe-bound (0x8200) > > +# PERF_TYPE_RAW / topdown-be-bound (0x8300) > > [event14:base-stat] > > fd=3D14 > > group_fd=3D11 > > type=3D4 > > -config=3D33280 > > +config=3D33536 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-be-bound (0x8300) > > +# PERF_TYPE_RAW / topdown-bad-spec (0x8100) > > [event15:base-stat] > > fd=3D15 > > group_fd=3D11 > > type=3D4 > > -config=3D33536 > > +config=3D33024 > > disabled=3D0 > > enable_on_exec=3D0 > > read_format=3D15 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-heavy-ops (0x8400) > > +# PERF_TYPE_RAW / INT_MISC.UOP_DROPPING > > [event16:base-stat] > > fd=3D16 > > -group_fd=3D11 > > type=3D4 > > -config=3D33792 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D4109 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-br-mispredict (0x8500) > > +# PERF_TYPE_RAW / cpu/INT_MISC.RECOVERY_CYCLES,cmask=3D1,edge/ > > [event17:base-stat] > > fd=3D17 > > -group_fd=3D11 > > type=3D4 > > -config=3D34048 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D17039629 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-fetch-lat (0x8600) > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.THREAD > > [event18:base-stat] > > fd=3D18 > > -group_fd=3D11 > > type=3D4 > > -config=3D34304 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D60 > > optional=3D1 > > > > -# PERF_TYPE_RAW / topdown-mem-bound (0x8700) > > +# PERF_TYPE_RAW / INT_MISC.RECOVERY_CYCLES_ANY > > [event19:base-stat] > > fd=3D19 > > -group_fd=3D11 > > type=3D4 > > -config=3D34560 > > -disabled=3D0 > > -enable_on_exec=3D0 > > -read_format=3D15 > > +config=3D2097421 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.REF_XCLK > > +[event20:base-stat] > > +fd=3D20 > > +type=3D4 > > +config=3D316 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / IDQ_UOPS_NOT_DELIVERED.CORE > > +[event21:base-stat] > > +fd=3D21 > > +type=3D4 > > +config=3D412 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE > > +[event22:base-stat] > > +fd=3D22 > > +type=3D4 > > +config=3D572 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / UOPS_RETIRED.RETIRE_SLOTS > > +[event23:base-stat] > > +fd=3D23 > > +type=3D4 > > +config=3D706 > > +optional=3D1 > > + > > +# PERF_TYPE_RAW / UOPS_ISSUED.ANY > > +[event24:base-stat] > > +fd=3D24 > > +type=3D4 > > +config=3D270 > > optional=3D1 > > > > # PERF_TYPE_HW_CACHE / > > # PERF_COUNT_HW_CACHE_L1D << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event20:base-stat] > > -fd=3D20 > > +[event25:base-stat] > > +fd=3D25 > > type=3D3 > > config=3D0 > > optional=3D1 > > @@ -181,8 +200,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_L1D << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event21:base-stat] > > -fd=3D21 > > +[event26:base-stat] > > +fd=3D26 > > type=3D3 > > config=3D65536 > > optional=3D1 > > @@ -191,8 +210,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_LL << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event22:base-stat] > > -fd=3D22 > > +[event27:base-stat] > > +fd=3D27 > > type=3D3 > > config=3D2 > > optional=3D1 > > @@ -201,8 +220,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_LL << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event23:base-stat] > > -fd=3D23 > > +[event28:base-stat] > > +fd=3D28 > > type=3D3 > > config=3D65538 > > optional=3D1 > > @@ -211,8 +230,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_L1I << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event24:base-stat] > > -fd=3D24 > > +[event29:base-stat] > > +fd=3D29 > > type=3D3 > > config=3D1 > > optional=3D1 > > @@ -221,8 +240,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_L1I << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event25:base-stat] > > -fd=3D25 > > +[event30:base-stat] > > +fd=3D30 > > type=3D3 > > config=3D65537 > > optional=3D1 > > @@ -231,8 +250,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_DTLB << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event26:base-stat] > > -fd=3D26 > > +[event31:base-stat] > > +fd=3D31 > > type=3D3 > > config=3D3 > > optional=3D1 > > @@ -241,8 +260,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_DTLB << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event27:base-stat] > > -fd=3D27 > > +[event32:base-stat] > > +fd=3D32 > > type=3D3 > > config=3D65539 > > optional=3D1 > > @@ -251,8 +270,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_ITLB << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event28:base-stat] > > -fd=3D28 > > +[event33:base-stat] > > +fd=3D33 > > type=3D3 > > config=3D4 > > optional=3D1 > > @@ -261,8 +280,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_ITLB << 0 | > > # (PERF_COUNT_HW_CACHE_OP_READ << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event29:base-stat] > > -fd=3D29 > > +[event34:base-stat] > > +fd=3D34 > > type=3D3 > > config=3D65540 > > optional=3D1 > > @@ -271,8 +290,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_L1D << 0 | > > # (PERF_COUNT_HW_CACHE_OP_PREFETCH << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) > > -[event30:base-stat] > > -fd=3D30 > > +[event35:base-stat] > > +fd=3D35 > > type=3D3 > > config=3D512 > > optional=3D1 > > @@ -281,8 +300,8 @@ optional=3D1 > > # PERF_COUNT_HW_CACHE_L1D << 0 | > > # (PERF_COUNT_HW_CACHE_OP_PREFETCH << 8) | > > # (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) > > -[event31:base-stat] > > -fd=3D31 > > +[event36:base-stat] > > +fd=3D36 > > type=3D3 > > config=3D66048 > > optional=3D1