Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <122af5271507d77b495ef4b69f3aef4449cc0381.camel@icenowy.me>
Subject: Re: [PATCH v2 3/9] dt-bindings: riscv: Add T-HEAD TH1520 board
 compatibles
From:   Icenowy Zheng <uwu@icenowy.me>
To:     Conor Dooley <conor@kernel.org>, Jisheng Zhang <jszhang@kernel.org>
Cc:     Thomas Gleixner <tglx@linutronix.de>,
        Marc Zyngier <maz@kernel.org>,
        Rob Herring <robh+dt@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Palmer Dabbelt <palmer@dabbelt.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Albert Ou <aou@eecs.berkeley.edu>, Guo Ren <guoren@kernel.org>,
        linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        linux-riscv@lists.infradead.org, Yangtao Li <frank.li@vivo.com>,
        Wei Fu <wefu@redhat.com>
Date:   Fri, 19 May 2023 23:50:15 +0800
In-Reply-To: <20230518-estate-scoff-c009f19aad5a@spud>
References: <20230518184541.2627-1-jszhang@kernel.org>
         <20230518184541.2627-4-jszhang@kernel.org>
         <20230518-estate-scoff-c009f19aad5a@spud>
Organization: Anthon Open-Source Community
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
User-Agent: Evolution 3.44.4 
MIME-Version: 1.0
Precedence: bulk

=E5=9C=A8 2023-05-18=E6=98=9F=E6=9C=9F=E5=9B=9B=E7=9A=84 20:40 +0100=EF=BC=
=8CConor Dooley=E5=86=99=E9=81=93=EF=BC=9A
> On Fri, May 19, 2023 at 02:45:35AM +0800, Jisheng Zhang wrote:
> > Several SoMs and boards are available that feature the T-HEAD
> > TH1520
> > SoC. Document the compatible strings.
> >=20
> > Signed-off-by: Jisheng Zhang <jszhang@kernel.org>
> > ---
> > =C2=A0.../devicetree/bindings/riscv/thead.yaml=C2=A0=C2=A0=C2=A0=C2=A0=
=C2=A0 | 29
> > +++++++++++++++++++
> > =C2=A01 file changed, 29 insertions(+)
> > =C2=A0create mode 100644
> > Documentation/devicetree/bindings/riscv/thead.yaml
> >=20
> > diff --git a/Documentation/devicetree/bindings/riscv/thead.yaml
> > b/Documentation/devicetree/bindings/riscv/thead.yaml
> > new file mode 100644
> > index 000000000000..e62f6821372e
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/riscv/thead.yaml
> > @@ -0,0 +1,29 @@
> > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> > +%YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/riscv/thead.yaml#
> > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > +
> > +title: T-HEAD SoC-based boards
> > +
> > +maintainers:
> > +=C2=A0 - Jisheng Zhang <jszhang@kernel.org>
> > +
> > +description:
> > +=C2=A0 T-HEAD SoC-based boards
> > +
> > +properties:
> > +=C2=A0 $nodename:
> > +=C2=A0=C2=A0=C2=A0 const: '/'
> > +=C2=A0 compatible:
> > +=C2=A0=C2=A0=C2=A0 oneOf:
> > +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 - description: Sipeed Lichee Pi 4A boar=
d for the Sipeed
> > Lichee Module 4A
> > +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 items:
> > +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 - enum:
> > +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=
=A0=C2=A0 - sipeed,lichee-pi-4a
> > +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 - const: sipeed=
,lichee-module-4a
> > +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 - const: thead,=
th1520
>=20
> Same here re: other SoMs I guess. Probably more interest in creating
> them here though!
>=20
> I heard on the grapevine that the boards people have now are perhaps
> not
> the same as the design that they're going to ship in the main
> production
> run?

There really was an early EVB that is not public, but the EVB is called
LM4A EVB instead of LP4A.

The Lichee Pi 4A board here is the production run one.

> Do you know if there is a more detailed part number for the boards,
> just
> in case there are some software-visible changes?
>=20
> Thanks,
> Conor.