Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Mon, 22 May 2023 16:47:12 +0800
From:   Feng Tang <feng.tang@intel.com>
To:     Thomas Gleixner <tglx@linutronix.de>
CC:     Ingo Molnar <mingo@redhat.com>, Borislav Petkov <bp@alien8.de>,
        "Dave Hansen" <dave.hansen@intel.com>,
        "H . Peter Anvin" <hpa@zytor.com>,
        "Peter Zijlstra" <peterz@infradead.org>, <paulmck@kernel.org>,
        <rui.zhang@intel.com>, <x86@kernel.org>,
        <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH RFC] x86/tsc: Make recalibration default on for
 TSC_KNOWN_FREQ cases
Message-ID: <ZGssENXFKmOk/zL7@feng-clx>
References: <20230522033018.1276836-1-feng.tang@intel.com>
 <87h6s4ye9b.ffs@tglx>
Content-Type: text/plain; charset="us-ascii"
Content-Disposition: inline
In-Reply-To: <87h6s4ye9b.ffs@tglx>
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?vqYMqovS8Zi6KsLLwO3C+DRzg8xm8BD720Hc2R/pIkocrCvyxQJPnb0VApDe?=
 =?us-ascii?Q?AoQi1ST+Yk7ZRJqEt1AR+uYQFOsP87dOtUQO8lf/523hqx0IoQtF4SLMesIt?=
 =?us-ascii?Q?FseKSI23ogXt2k8omuIANgln2xP7ym4AADjUiUJ0ztKuSnts3eYyhn3iu5gE?=
 =?us-ascii?Q?C+y5y3V0N53FQfDHf/o33XYWZcAsyEMdMbHb9Lqjze4gLCc+WnM5VGvpw4nY?=
 =?us-ascii?Q?JqBIMYTr+Y2ANaRU+sbdvLIpuaAaaGzs/bxgH0n7Bn5Tttqb0qWZexIanvoB?=
 =?us-ascii?Q?cLJLMVtPSf3qeximkhaXg4prehO67q5C9K+QcTU0RvFQrLccnQaZtm2jXJ1I?=
 =?us-ascii?Q?6jjE0FJ2++IfqHZy1+YNaTnLRDAnhNGdD/YtGkWTYE09XJ2G4X+r8W5YFccl?=
 =?us-ascii?Q?WsJv4IjhyNmhn1BvRC5Hb91m3Uwa7omFQm1Ig0fg+A2o8+Vumn3SgRcbceEQ?=
 =?us-ascii?Q?/sAASTXspCtVhSPLB3E4StEzo2o357Exoc42J1TDsSWBS/zcTrJtOWx6EDXi?=
 =?us-ascii?Q?PkaEJ8W4znFEsAqWe/54CmqE0qCNJgUWU4Y3K9A3cjg3EOzxK7aRaarNKPG2?=
 =?us-ascii?Q?jVLQGjsgXYc/HzPxMu3xya2DVv52jW9aUiZQ1GKr7Fc6sdyYwh1wRu1H94SH?=
 =?us-ascii?Q?1v3Q4J7BQv75jsqBNN7jmA4ct7basQCOC2nwhycaAnBxH8q+Kt3mxUK3101j?=
 =?us-ascii?Q?b7zse4bTFm6vtt5DtZRAVL7oVd+8sOvpdG9AGCUqT2A++Ygny6vr3tGH/ibv?=
 =?us-ascii?Q?EwQlrcaUOVAscNYLfErXHL0FMuEjmWQgVj0cjMnvpzKim8fzzbr65US/8rCd?=
 =?us-ascii?Q?PD/U27ijKdIaxb1I8WkHooaIqHEk3PJo0yIk/pMZDkBWlKYody7i9up0D5oj?=
 =?us-ascii?Q?+fA3ekGIT2odMXJVYTpN4eYKnODWgNQvy7TwKiN8MgaJsKt/GNpOH/PYWoDq?=
 =?us-ascii?Q?l2XrzeJi/uSTTzN6rSY/mmlNhUBW3RTQPv9qCBzrjS5jifhms0sAT3Grc2No?=
 =?us-ascii?Q?Z7BLp9Y3ANWdc5fZJaN72w43mJg8EKrats7vabjGe8iuU57r2INFabUg2n3D?=
 =?us-ascii?Q?5MN2eBjOTbEl3KzXKSfmqG5f61De/JECsGDG7Da7xuGldw0Bn/GgX4767y9Q?=
 =?us-ascii?Q?0O4cyM/4JiQGiehOwjZgDLN1TpjtUyB13dFkMAxkzHIIz5PmCWgMuzXmRwbi?=
 =?us-ascii?Q?Dr0vI+j7oAbvSqM2+7S93wOiaFRwSwGUkbZ9Gtel/fM4DK82+4hl20h86qwM?=
 =?us-ascii?Q?F/a8N3ohtEPnFtB30prhBnhV13jszawtM5lxN6Hrjn4tm4I20h1yhm1lmLEu?=
 =?us-ascii?Q?peSCBZnKPwWNn3BX94IdQz/VZJfgi8CMfC0WF5ltLxqS/r2g2OdYlONXgVUb?=
 =?us-ascii?Q?Nt8C80APmGfqAk79/DmTF4whXyq/zqjBFaoQOr3OU5hbGI2Q05vjRbrctZAc?=
 =?us-ascii?Q?V8OA4q9Bfb127dX3cAvSG+PRkTTPA7RSzpYnKXZgGksOqje0eXTwnDegj6cU?=
 =?us-ascii?Q?GViUNqeoyXelI7rU4AAKcD4h/JcGU6z6CiYVL9MO9M923TgqRburJcGHRMHz?=
 =?us-ascii?Q?K2kzuBgLAuCtv4DXbkZmkLKspDVR7amK5UzIsqJw?=
X-MS-Exchange-CrossTenant-Network-Message-Id: 3d62d5a5-fe3a-4c99-4186-08db5aa21884
X-MS-Exchange-CrossTenant-AuthSource: MN0PR11MB6304.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 May 2023 08:54:04.9273
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: uOjgu9qsngZE3gbOKhf5MeIY3Qcx1WBo4fKqJTm2leFdxMiNzuchgeWaCoKj8cDbGJTS9cWjon0rqUmIBYkspA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH8PR11MB6564
X-OriginatorOrg: intel.com
X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,
        SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Thomas,

Thanks for the review!

On Mon, May 22, 2023 at 10:14:08AM +0200, Thomas Gleixner wrote:
> On Mon, May 22 2023 at 11:30, Feng Tang wrote:
> > Commit a7ec817d5542 ("x86/tsc: Add option to force frequency
> > recalibration with HW timer") was added to handle cases that the
> > firmware has bug and provides a wrong TSC frequency number, and it
> > is optional given that this kind of firmware issue rarely happens
> > (Paul reported once [1]).
> >
> > But Rui reported that some Sapphire Rapids platform met this issue
> > again recently, and as firmware is also a kind of 'software' which
> > can't be bug free, make the recalibration default on. When the
> > values from firmware and HW timer's calibration have big gap,
> > raise a warning and let vendor to check which side is broken.
> 
> Sure firmware can have bugs, but if firmware validation does not even
> catch such a trivially to detect bug, then their validation is nothing
> else than rubber stamping. Seriously.

Yes, agree.

> Are any of these affected platforms shipping already or is this just
> Intel internal muck?

Paul and Rui can provide more info. AFAIK, those problems were raised
by external customers, so the platform were already shipped from
Intel. But I'm not sure they are commercial versions or early
engineering drops. 

> 
> > One downside is, many VMs also has X86_FEATURE_TSC_KNOWN_FREQ set,
> > and they will also do this recalibration.
> 
> It's also pointless for those SoCs which lack legacy hardware.

Yes.

> So why do you force this on everyone?

How about we keep the optional parameter, and enforce the check for
bare metal platforms which got TSC frequency info from CPUID(0x15),
like:

---
diff --git a/arch/x86/kernel/tsc.c b/arch/x86/kernel/tsc.c
index 344698852146..ec1ff6aaf5a9 100644
--- a/arch/x86/kernel/tsc.c
+++ b/arch/x86/kernel/tsc.c
@@ -670,8 +670,10 @@ unsigned long native_calibrate_tsc(void)
 	 * frequency and is the most accurate one so far we have. This
 	 * is considered a known frequency.
 	 */
-	if (crystal_khz != 0)
+	if (crystal_khz != 0) {
 		setup_force_cpu_cap(X86_FEATURE_TSC_KNOWN_FREQ);
+		tsc_force_recalibrate = 1;
+	}
 
 	/*
 	 * Some Intel SoCs like Skylake and Kabylake don't report the crystal

Thanks,
Feng

> Thanks,
> 
>         tglx