Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp2808023rwd; Mon, 22 May 2023 04:49:54 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4n1qa4OsxOQZkX/2iROCIiXqkdg8IpFZ08emeQKsBHboEDi2DSB2aVZaaadLzoryNYPEFU X-Received: by 2002:a05:6a20:d805:b0:109:bd8f:b2e6 with SMTP id iv5-20020a056a20d80500b00109bd8fb2e6mr10899640pzb.32.1684756194120; Mon, 22 May 2023 04:49:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684756194; cv=none; d=google.com; s=arc-20160816; b=xpwvMDSuReSGH1XAX1mAXBxHBOT7zF01o3dUD4Lc14IujNehmrSSzfVMg7Ew6VIass m5z14B1O7ThA2827FvAljc7Qnmz13ULYggXUq61SbK1JGDuPy3/3TCr2MuE0qlmJA03d z5IOdvRr6pJR0T0pfqLJnU+f3UX8DCT/8lhpxuTb4363OKl3tWgFaFLHUUn9CmtPseAp Wm0uY4dEaW8GQbQyDSWMoYHdGTB1G9qExhZYwGB5iezLVcpioW7OB0ieQ0VsU6KKDA5C 0C63QcVPXAFabKSvGu6KpQAnR2UWZezPrdfBoMQPqDMBfPe81BJDVWnSjmH5Y8AXdzZ2 4c1g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=D0LASJ3kHgLixlLa/xs4I90m4VxXRYOJLw7ss/alP3w=; b=uJMryCUU+It+55/u0k85YlJOCVOWzUAp9r/SYPFLA9j9Img6Bf90c8LNcF6kMtMqHb i2W7L20WzMTUJzQkonj087Y0Z3spe6mfr/yU2Ik4zVbsoBSnKosR7LkeL7DKoWieA0qp toyUNd85gH+RfJdQmnWjWO7PVk/3HCXcpJEeQZ2R4bi7rEBvfq+zB7IrjkDts4qp+Bjp wbt2o0ePAsAXa4hswpSfkcATnaTZijaIkeMpfaStqOSEfPLK9tW6JmwL8VWv5TDr1Uc0 IDQAm5rc+jIP2A2/fYclgJTk5V802Ree6bXJMAhiKMTnHkL/QflU12Eh8Rz6Jftf1MRt YoXA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=zIofe9er; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t191-20020a6381c8000000b0053476d72498si4566263pgd.322.2023.05.22.04.49.39; Mon, 22 May 2023 04:49:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=zIofe9er; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230424AbjEVLcu (ORCPT + 99 others); Mon, 22 May 2023 07:32:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45608 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230523AbjEVLcs (ORCPT ); Mon, 22 May 2023 07:32:48 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9FF92121; Mon, 22 May 2023 04:32:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1684755151; x=1716291151; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=HJfIo4BRTfyETRDgW53kRF/axEHFA4oO/GuuKmnwGmU=; b=zIofe9erFwJwhqNYb4qwzxrfDaDQAL/5kpHrc+gORLEnlNdbuKUYWo3W eOocp58DFOnyQgC6xt0k4YuMUvumrbvqmiXEPkQKV1g5gkAxBrlQNxw3w rSa4ecG75Hgqla/1jRyGx84Ra2C3mIOsoaukGpfNJK8ATu+rcJcZuGh5f uOhS6kyJEkn/14H6rMeOuSSosVss8RR77SM2N7OTfEa86T7ZItOsiiNPc 0mF+j5jESWL2RWFYPSyO0RB5ZThwNuJgww+Y0eT0hXYWtYGjG2PePSCra VyVD+DVK+0udL7uSShTmTwEJRux0j9IzrL7HJ3nyIoyVyrdatU8hYcqKt Q==; X-IronPort-AV: E=Sophos;i="6.00,184,1681196400"; d="scan'208";a="153287665" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 22 May 2023 04:32:30 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Mon, 22 May 2023 04:32:28 -0700 Received: from CHE-LT-I17164LX.microchip.com (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Mon, 22 May 2023 04:32:23 -0700 From: Parthiban Veerasooran To: , , , , , , , , , CC: , , , , "Parthiban Veerasooran" Subject: [PATCH net-next v2 0/6] microchip_t1s: Update on Microchip 10BASE-T1S PHY driver Date: Mon, 22 May 2023 17:03:25 +0530 Message-ID: <20230522113331.36872-1-Parthiban.Veerasooran@microchip.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series contain the below updates, - Fixes on the Microchip LAN8670/1/2 10BASE-T1S PHYs support in the net/phy/microchip_t1s.c driver. - Adds support for the Microchip LAN8650/1 Rev.B0 10BASE-T1S Internal PHYs in the net/phy/microchip_t1s.c driver. Changes: v2: - Updated cover letter contents. - Modified driver description is more generic as it is common for all the Microchip 10BASE-T1S PHYs. - Replaced read-modify-write code with phy_modify_mmd function. - Moved */ to the same line for the single line comments. - Changed the type int to u16 for LAN865X Rev.B0 fixup registers declaration. - Changed all the comments starting letter to upper case for the consistency. - Removed return value check of phy_read_mmd and returned directly in the last line of the function lan865x_revb0_indirect_read. - Used reverse christmas notation wherever is possible. - Used FIELD_PREP instead of << in all the places. - Used 4 byte representation for all the register addresses and values for consistency. - Comment for indirect read is modified. - Implemented "Reset Complete" status polling in config_init. - Function lan865x_setup_cfgparam is split into multiple functions for readability. - Reference to AN1760 document is added in the comment. - Removed interrupt disabling code as it is not needed. - Provided meaningful macros for the LAN865X Rev.B0 indirect read registers and control. - Replaced 0x10 with BIT(4). - Removed collision detection disable/enable code as it can be done with a separate patch later. Parthiban Veerasooran (6): net: phy: microchip_t1s: modify driver description to be more generic net: phy: microchip_t1s: replace read-modify-write code with phy_modify_mmd net: phy: microchip_t1s: update LAN867x PHY supported revision number net: phy: microchip_t1s: fix reset complete status handling net: phy: microchip_t1s: remove unnecessary interrupts disabling code net: phy: microchip_t1s: add support for Microchip LAN865x Rev.B0 PHYs drivers/net/phy/microchip_t1s.c | 265 +++++++++++++++++++++++++++----- 1 file changed, 226 insertions(+), 39 deletions(-) -- 2.34.1