Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <017abf89-a1aa-0c85-e244-a56c05b7c6e2@amd.com>
Date:   Wed, 24 May 2023 13:15:09 +0530
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101
 Thunderbird/102.10.0
Subject: Re: [PATCH V2 5/9] ASoC: amd: ps: add support for SoundWire DMA
 interrupts
Content-Language: en-US
To:     Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>,
        broonie@kernel.org
Cc:     alsa-devel@alsa-project.org, Basavaraj.Hiregoudar@amd.com,
        Sunil-kumar.Dommati@amd.com, Mastan.Katragadda@amd.com,
        Arungopal.kondaveeti@amd.com, mario.limonciello@amd.com,
        Liam Girdwood <lgirdwood@gmail.com>,
        Jaroslav Kysela <perex@perex.cz>,
        Takashi Iwai <tiwai@suse.com>,
        Syed Saba Kareem <Syed.SabaKareem@amd.com>,
        open list <linux-kernel@vger.kernel.org>
References: <20230522133122.166841-1-Vijendar.Mukunda@amd.com>
 <20230522133122.166841-6-Vijendar.Mukunda@amd.com>
 <fea3c862-1470-7911-ff77-5d945b1d77cf@linux.intel.com>
 <2dfeee7c-32bd-c054-22ff-3a2266e62c90@amd.com>
 <f11f3370-0b72-cb1f-21cf-c574ef03fd72@linux.intel.com>
From:   "Mukunda,Vijendar" <vijendar.mukunda@amd.com>
In-Reply-To: <f11f3370-0b72-cb1f-21cf-c574ef03fd72@linux.intel.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?anVkZk5ORGk5ajc5VVlnVU9WVjZ6MTUzbjJuR01SWVFjOU5XYmJyM0MrWEw4?=
 =?utf-8?B?ZSswRm1tbjFDampFdFlNNnd5eWtJRW1SR1RCYXB5ZGpzWTBLemZMdnRNdjZV?=
 =?utf-8?B?bTR3R3BnTHJNdXE4RnNBVEpyT1RpMWd0UTYyZ3pTcEltSzQzcmZ1SEwyZm9C?=
 =?utf-8?B?WGZJWDErU2tDc3V2WnVwSUx6V0piOTBqMUtTTFJFd0N3S01jaUt5eDl4RDJz?=
 =?utf-8?B?YUdHZ3lrOERsY1Q4NkQrdGdrZlBhNEZCb1VGSC9YcFFLdVNUZldrNDRVNUhD?=
 =?utf-8?B?Y09EMXlqQ25IZjErWWQyOFowaTA1VTdIMHM5UEo3TXRTbHh3MVdkM1V3QUNF?=
 =?utf-8?B?dDNEb3ppNU9XeWVLLzJEVWl4Nk5pY1pBNzhXb0p4cHk2VHp1YkkrMzlVek00?=
 =?utf-8?B?S09VWXEvYUF0ZlZTcU96T25RZjZJMDRtNnhtWWJWazZVYk5TZFR6V0xXZzlI?=
 =?utf-8?B?bWZsdjh0dmVEUGVZT1ZLTDZWMFkzUWJ5RXFJQklSU2FQL01GemVCa21OR01a?=
 =?utf-8?B?QUNiRmhFNytlbDhnclp4VW02Zjk2NmNEZzZkbDk5ZzZhM0hpVFh1V1VzQUw1?=
 =?utf-8?B?TVFGTlFWMnIzeUhVRjFnYW1FR3pYY29XV0duNVllbVpIM2NBVGpwbnlnZm1C?=
 =?utf-8?B?K2lBZmlSaGc3UDdEUFdWOG1jYUVGLzlFUHlCRWhuK2hVK1FXV24rYWFzcEJa?=
 =?utf-8?B?QlZmRHg0N0kwdTBZcm9YcEJCdHIwekFoa3RrZm9MbGxCMWdDS3hGUFFKTGRP?=
 =?utf-8?B?TWlTblRKaWhjdHNzaWUxbUQyNStzaWg5QzF4MmwwMnZLbEtvdVNOYTQ4VVJq?=
 =?utf-8?B?cW85emo1cTNKNFBJSDdOeGJEQ3JUcG82VjltVVN1RFlESHhVaXI4U1lqellC?=
 =?utf-8?B?eHRtMkhTbWhBMUhKQlpxQzd4ZjFUUHBXTmNtM2hCVUFiSXNDRm9CSDlnUFFS?=
 =?utf-8?B?UTg2NDNTNW9OYndCdE1QWGt6SjZiOVlPUmdwSDYwdXVVd2hoQUwxS2lDTWpP?=
 =?utf-8?B?WmxueUg0dDR3WUZhSkZPOFBZSkxkOE9hd2JQRUE1QStCRlNCSXFQQXZTOXFT?=
 =?utf-8?B?aUZ6cGFZYVFZK01wNG5DUXcxZHNaWFJZNlhqQWlqWUFQMktLWmJUUDZmUVpn?=
 =?utf-8?B?RnI2dlVVZ2xTd09peWtvTzdieGoxV2VKMUtZdDROU1JyLzA0UzBGK1ZXMXhj?=
 =?utf-8?B?V3I1SGFmK08zM3YwdVdiWFd4RlhUT2RyWWlXOC9YSEJ3enlqa2o3NGo4ZHg3?=
 =?utf-8?B?dit6Z1MvWmtmYTJidkF2eVZkeWg2c1NrdXM2eDE5UUNReEFyU0ZmaUx0aFNp?=
 =?utf-8?B?Rnh0cHNucmFrcWx2U0kxOUp3bDl0UDVDRVlsb1RRSFhpWjJNVXExUnNpR1d0?=
 =?utf-8?B?T1RxcFQ3dDdZVWJCMGtaVjhucUJ1QTdwMEgyVjVLWHQ0VVFmNzRmTW42Ykk5?=
 =?utf-8?B?dDQ2VmluYjJ4aWdIaUFVSENkYldVd1QzOGhxM1pvajZnTHF2WjFORmJQUGNY?=
 =?utf-8?B?b2tuc3ppNU1mb3FVeldha0p0TEEyeHFlVnlyVUJmaG1WZlVmRk5MQ3NtREpN?=
 =?utf-8?B?V2pYWWIwTkN3ZEsxZ0owWnN0RVM3WHY1dFJKSkJDVWF2S1dxNjdJeVlZa2lH?=
 =?utf-8?B?MTRtcThRNno3bmd4NkVMamwyU0ZFOXY5d2ZlQmlMMElTY2hGSzdmUG9oZkM4?=
 =?utf-8?B?THd5TkhKZ0ZrWW9ZaERnRUxZRUJWeGhyQ0NaclNZVE9Sd25odUR4b2UzT2Nu?=
 =?utf-8?B?bllOV2FWZTkySVVZdGVDSnRpcFMvdzhTNkxDZ1hHQmw1ZHJrWGVYMXdkejVZ?=
 =?utf-8?B?SFZveXZPZkdBYTZIVFFqTFdsZnhpRG9nVUFBUzVnejhrakNyVFlJY0V1Zy9B?=
 =?utf-8?B?RDNjT3JhbVBRUnhlL0tyTmluZWxVUFBzdXB5dHo5N0IyaDA0aTA0T1BGM00v?=
 =?utf-8?B?dERCNW9Gd0wxWHVDb2ZIVnBOVFkzQzVnaGk1enF6aHBSM0pOOVNqYm5ZV05R?=
 =?utf-8?B?NFNtNkZ4Q2lrVkJIZllWZTJaZ2NTQTI3VC91VDNTMGFQTXI5K2toZXpjcnhE?=
 =?utf-8?B?MnkyRkhaRjl0OGFvNjd1NTVQSE9USUZBRVdmcWZUSTBBL2xoQ1dIRy9BcG9L?=
 =?utf-8?Q?OxIN2hPvGCQ7x+L9ddPsSL07l?=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 89bbc12b-6f28-40de-1ebf-08db5c2a1d31
X-MS-Exchange-CrossTenant-AuthSource: DM6PR12MB4123.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 May 2023 07:40:15.6088
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: H7MJcZDYq4J14ARf71c6IAlzS6vkUGTMI76buHa6tsE6h9E0/ByUeMiws/CO8uqHsX1JIKfpoOWp9DEb9VVQXw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW6PR12MB8915
X-Spam-Status: No, score=-1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FORGED_SPF_HELO,NICE_REPLY_A,
        RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,
        T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On 23/05/23 20:30, Pierre-Louis Bossart wrote:
>
> On 5/23/23 02:36, Mukunda,Vijendar wrote:
>> On 22/05/23 23:42, Pierre-Louis Bossart wrote:
>>> On 5/22/23 08:31, Vijendar Mukunda wrote:
>>>> Initialize workqueue for SoundWire DMA interrupts handling.
>>>> Whenever audio data equal to the SoundWire FIFO watermark level
>>>> are produced/consumed, interrupt is generated.
>>>> Acknowledge the interrupt and schedule the workqueue.
>>> It would help to explain why a work queue is needed is the first place,
>>> as opposed to handling periods in the interrupt thread.
>> For SoundWire DAI link, we are setting nonatomic flag to true.
>> If we return period elapsed from hard irq handler instead of workqueue,
>> soft lock up is observed during stream closure.
>>
>> We can use interrupt thread as well. To have a symmetry with
>> SoundWire manager work queues, we have used workqueue for
>> DMA interrupts.
> Oh, I completely missed the model here.
>
> If you are using the bottom half/hard irq handler to read status
> information, the natural thing to do would be to have an irq thread, no?
>
> Not sure I see the benefit of aligning with the manager work queues -
> unless it makes your life simpler to avoid race conditions with
> cancel_work_sync()?
We can implement request_threaded_irq() and move the handling of
DMA interrupts to thread function whereas we need to handle SoundWire
manager interrupts in top half only. Reason as follows.

As per our design, we are not masking the interrupts in top half and
restoring mask after thread execution like Intel and
our IP supports line based interrupts. If we move SoundWire manager
interrupt handling to thread function, we have observed interrupts are
reported but not handled properly due to thread execution is in progress
sometimes.
we will add comments for this design constraint in the code if we have to
go with threaded_irq implementation.
>
>>>> +static void acp63_sdw_dma_workthread(struct work_struct *work)
>>>> +{
>>>> +	struct acp63_dev_data *adata = container_of(work, struct acp63_dev_data,
>>>> +						    acp_sdw_dma_work);
>>>> +	struct sdw_dma_dev_data *sdw_dma_data;
>>>> +	u32 stream_index;
>>>> +	u16 pdev_index;
>>>> +
>>>> +	pdev_index = adata->sdw_dma_dev_index;
>>>> +	sdw_dma_data = dev_get_drvdata(&adata->pdev[pdev_index]->dev);
>>>> +
>>>> +	for (stream_index = 0; stream_index < ACP63_SDW0_DMA_MAX_STREAMS; stream_index++) {
>>>> +		if (adata->sdw0_dma_intr_stat[stream_index]) {
>>>> +			if (sdw_dma_data->sdw0_dma_stream[stream_index])
>>>> +				snd_pcm_period_elapsed(sdw_dma_data->sdw0_dma_stream[stream_index]);
>>>> +			adata->sdw0_dma_intr_stat[stream_index] = 0;
>>>> +		}
>>>> +	}
>>>> +	for (stream_index = 0; stream_index < ACP63_SDW1_DMA_MAX_STREAMS; stream_index++) {
>>>> +		if (adata->sdw1_dma_intr_stat[stream_index]) {
>>>> +			if (sdw_dma_data->sdw1_dma_stream[stream_index])
>>>> +				snd_pcm_period_elapsed(sdw_dma_data->sdw1_dma_stream[stream_index]);
>>>> +			adata->sdw1_dma_intr_stat[stream_index] = 0;
>>>> +		}
>>>> +	}
>>> I am not clear on the benefits of the workqueue which only tests a flag
>>> that's set ...
>> In top half, we are checking all stream irq mask and setting
>> corresponding stream id index in interrupt status array when dma
>> irq is raised.
>>
>> Our intention is to handle snd_pcm_period_elapsed in process context.
>> if the flag is set, call the period elapsed for the substream based on stream
>> id in work queue.