Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp5852843rwd; Wed, 24 May 2023 07:37:07 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6cNhUsc6GLLdlTsN71Lki+EN6RcZ/dikAicjGsTYv9lr/Udo0duWOoHS7ZQAQnuHDJs1x8 X-Received: by 2002:a05:6a00:1955:b0:625:efa4:4c01 with SMTP id s21-20020a056a00195500b00625efa44c01mr3705647pfk.3.1684939026780; Wed, 24 May 2023 07:37:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684939026; cv=none; d=google.com; s=arc-20160816; b=NAiBzZNioonGJGquKWR0BMRuMk88nmREneiC0R4UFlOMPEXG0djcFXG7c27QuByPwf ePzx6Tb9i05wYQF/0y001fF1w3sEWeLmNIKKuolxaNjwo9TQvyaGtNqdpvbXIhJp9jEE aP9YeNSWJT9qnCAPlZOjrmX4AKwkLjowiluK5iNJqWMF4K+MyXE9PTlwB7+3HBv2QlmW wv3CD4zePemMF5uBaivVm9PQZq8IWQotQjDzZWKteZskHi8kSbZaoC5LjyZGx30bHB0q PeFf/FCtAYzgowBe4MVf47U44aXzBRKqD4yc4nfTbraMkXNf0yJgsPQV5k45yDfzIQ3u ZC9Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=wWxZuTEU79yc4Hjrga9jnv6GGG/FJXNpjv60di4DHZs=; b=TijnlpG/Xme+sH2XEYAqw1EC5n+fm6ZNr8CKM+NCvTUmNMI9rx6Rt9QphrCkczzmlO 7ew1IlJDzO9Xw5+VIkupeJhu/K8Q459G8XAvROrl5tCNqD9Hu/PttAHATmONVCfdvCHG FZbP0oLXZo6CNN5XgNuBHWdv8PlZTRLRXeQ76DP/QX2CcilMdRXbUv7fdiI03a6XAFhw p9eASwK3peyxV0M+gl9InmJ9hY0ywPnaHvCR9TNJCEVSFOCzTyRr9Cp6OMatbL68x2n6 FDIFiJ6oWSYGQ/7Zl0dNPvPRUT4/VQgvGUnsz6tmyXCsVmIMrQnmqHfmmic1zaJxTL5p nyxA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=aejLyROn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id n7-20020a6543c7000000b0053ef7d2f807si2325921pgp.462.2023.05.24.07.36.53; Wed, 24 May 2023 07:37:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=aejLyROn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235803AbjEXOHU (ORCPT + 99 others); Wed, 24 May 2023 10:07:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47556 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232969AbjEXOHS (ORCPT ); Wed, 24 May 2023 10:07:18 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9E96A12F; Wed, 24 May 2023 07:07:17 -0700 (PDT) Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 34ODSH4m017742; Wed, 24 May 2023 14:07:14 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=qcppdkim1; bh=wWxZuTEU79yc4Hjrga9jnv6GGG/FJXNpjv60di4DHZs=; b=aejLyROnyCW59DemdTYLs5LBWehiztDhb02XhfPbjdDz3xS8MsHIPH+mmViLNQUxMh2k aFgzqBNlydiC5JlFz+3We13e3hpmsEQS26JqYoKR5Df8cmqBpYRNVJNxBr2a+91Dytsz wbU6O9zsZ9SmfToxJa3WJm0FvpEdk03lpQ4DoZN9JwL7zYjuTgyJPr3au5zUzDjBrzIG XG6CzA9DiiTWmYarxuXDJYZ3A6ZjzoW5SBvW39D+ydCvi0wC39xr4U38iGf+bdcGoDw3 0Fyw+FHd7aJBXgQkPxsI5loAkd0sHDi1mbiQRFzbTSgc7xQqSyG9y95nJ6s2XkEzzXnA ZQ== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3qscpms1ca-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 24 May 2023 14:07:14 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 34OE7Dmt016874 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 24 May 2023 14:07:13 GMT Received: from hu-tdas-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Wed, 24 May 2023 07:07:08 -0700 From: Taniya Das To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Konrad Dybcio , , , , , Taniya Das , , , Subject: [PATCH V5 0/3] Add video clock controller driver for SM8450 Date: Wed, 24 May 2023 19:36:53 +0530 Message-ID: <20230524140656.7076-1-quic_tdas@quicinc.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: 9HzUGtSCpC3pHF13V_Zy5gp40WETk1Zq X-Proofpoint-GUID: 9HzUGtSCpC3pHF13V_Zy5gp40WETk1Zq X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26 definitions=2023-05-24_09,2023-05-24_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 mlxlogscore=709 clxscore=1015 priorityscore=1501 adultscore=0 malwarescore=0 bulkscore=0 spamscore=0 suspectscore=0 mlxscore=0 phishscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2304280000 definitions=main-2305240115 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add bindings, driver and DT node for video clock controller on SM8450. Taniya Das (3): dt-bindings: clock: qcom: Add SM8450 video clock controller clk: qcom: videocc-sm8450: Add video clock controller driver for SM8450 arm64: dts: qcom: sm8450: Add video clock controller .../bindings/clock/qcom,sm8450-videocc.yaml | 77 +++ arch/arm64/boot/dts/qcom/sm8450.dtsi | 13 + drivers/clk/qcom/Kconfig | 9 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/videocc-sm8450.c | 463 ++++++++++++++++++ .../dt-bindings/clock/qcom,sm8450-videocc.h | 38 ++ 6 files changed, 601 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml create mode 100644 drivers/clk/qcom/videocc-sm8450.c create mode 100644 include/dt-bindings/clock/qcom,sm8450-videocc.h -- 2.17.1