Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp6177569rwd; Wed, 24 May 2023 11:52:00 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4vib70EpyC7iSJHy+Lma8+dBN6SL4D3UqobjrbjWdu42Yc5OlGW0YvUl0hRZqpEjmzwkUi X-Received: by 2002:a05:6a20:8f07:b0:105:2199:7b93 with SMTP id b7-20020a056a208f0700b0010521997b93mr22184457pzk.50.1684954320483; Wed, 24 May 2023 11:52:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684954320; cv=none; d=google.com; s=arc-20160816; b=Wi7RUy2NBZRQyXmEpjNLPxIis0J742hDDW0qOOwskST/Q041Wgik4LjhUZfR9fc51E sZCOpavJ2BI9eRdTilj1oVIKsoYHH2FISd240Hs3ahz6w7TU7VkgGQH8nasLlk8OSvqr v+5So+K1rRMChB5ibQ0HmgxeFEsaBbFngFvuyaF3lxFGRTBxLCpp1abRgDwsufeCbVkO 6gIdhIRI0kmjrbOpFU8G6XbTPaZlAt/OyJh/+OdNI+SRz236xbrTAnZC2U3RDdlaRs5X 40Mu1fxySSivaZ2smp1KqzmyRy/ylHdl8C1f7KY9xhvGuwTaRH+h9P0IpOQKCtGe3eW8 awDQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=8w7/KZmedrqDeax7JKogcU0USgw8sAqehHeW235E4yg=; b=tjXBq/ecW9hQdGtE/GGjlAsyfn2nn6aEuAkYZ8hOxL57tW/Di48yoHpLvfx+ind9XU 430d8Oo3aA6/8SZrIrvTsLnmJtPzgNYB4sLMR4yViW0GuY6JNvFxIMbV1BoLLX1gun6p qYNyeg27fqJe/J+oPdc5Khq0bYRwAikW5EGPr1bEKpNE4oN49wKmr1Ne+U21oY6ifjnm f5bwd4Hi7W2lXldIxQueZZoN2mzoIBVGDuFhCtu9L8Ygp/xtGhnHJHSyEHlfWvlYJSA4 FtxnStrHks7LxOTOJl69at7CG1AlNM6yYQnt+56rO22JCK6eWYWdHd6h9OrejexlLfQM EgPg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="oo/tWjwn"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id o17-20020a639211000000b0053f1387ecfcsi424904pgd.356.2023.05.24.11.51.48; Wed, 24 May 2023 11:52:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="oo/tWjwn"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235540AbjEXSSl (ORCPT + 99 others); Wed, 24 May 2023 14:18:41 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50064 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229624AbjEXSSi (ORCPT ); Wed, 24 May 2023 14:18:38 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AD738B6; Wed, 24 May 2023 11:18:37 -0700 (PDT) Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 34OEnIN3015473; Wed, 24 May 2023 18:18:34 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-transfer-encoding : content-type; s=qcppdkim1; bh=8w7/KZmedrqDeax7JKogcU0USgw8sAqehHeW235E4yg=; b=oo/tWjwn44xWKJRqHEuMsbsruFjEOTMFF7WadJiq0f4h6eKbJpK1LwS59Uh1/ZF/bWWn wmUkb9IpTn9v6YnCe6ejaHUO9X7MC0B9c+JteLJQk9c+QEgGglJD3lrvdO59q38zFvHe QYVMh9jvbhfQwiMMmN9xgROkl0p06JeoUr+yhKRF8PlDW/6RjnhB0KSXtBY6+QdeN7vt 2T0PM5QOr2Pg96mMeIoZFHePMGWGJ6uDLn0fwvUACn3466xQGUzjnIqXsdwi70fDQLPH Plq/jGcNULW83yez/lgjAgfdkWyHmA6nCJWcladTBZujvN1ZnHThyvk4nW3mIBV5PF50 5A== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3qsf881d0c-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 24 May 2023 18:18:34 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 34OIIX38006797 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 24 May 2023 18:18:33 GMT Received: from hu-jkona-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Wed, 24 May 2023 11:18:28 -0700 From: Jagadeesh Kona To: Andy Gross , Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Konrad Dybcio , , , , , Taniya Das , "Jagadeesh Kona" , Satya Priya Kakitapalli , Imran Shaik , "Ajit Pandey" Subject: [PATCH V2 0/3] Add graphics clock controller support for SM8550 Date: Wed, 24 May 2023 23:47:57 +0530 Message-ID: <20230524181800.28717-1-quic_jkona@quicinc.com> X-Mailer: git-send-email 2.40.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: TrTBY1l1jHWXoJTcan_iNx9LYTE40F0E X-Proofpoint-GUID: TrTBY1l1jHWXoJTcan_iNx9LYTE40F0E X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26 definitions=2023-05-24_13,2023-05-24_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 adultscore=0 bulkscore=0 spamscore=0 malwarescore=0 lowpriorityscore=0 suspectscore=0 mlxlogscore=861 mlxscore=0 phishscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2304280000 definitions=main-2305240151 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add bindings, driver and devicetree node for graphics clock controller on SM8550. Depends on [1] and [2] for PLL_TEST_CTL_U2 programming and SM8450 GPUCC YAML file [1] https://patchwork.kernel.org/project/linux-clk/list/?series=750700 [2] https://patchwork.kernel.org/project/linux-clk/list/?series=748562 Jagadeesh Kona (3): dt-bindings: clock: qcom: Add SM8550 graphics clock controller clk: qcom: gpucc-sm8550: Add support for graphics clock controller arm64: dts: qcom: sm8550: Add graphics clock controller .../bindings/clock/qcom,sm8450-gpucc.yaml | 2 + arch/arm64/boot/dts/qcom/sm8550.dtsi | 12 + drivers/clk/qcom/Kconfig | 8 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/gpucc-sm8550.c | 611 ++++++++++++++++++ include/dt-bindings/clock/qcom,sm8550-gpucc.h | 48 ++ 6 files changed, 682 insertions(+) create mode 100644 drivers/clk/qcom/gpucc-sm8550.c create mode 100644 include/dt-bindings/clock/qcom,sm8550-gpucc.h -- 2.40.1