Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp2588657rwd; Sun, 28 May 2023 19:45:42 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7W6MFZCWoA6E5Dp49/1DytWoIESW/84bZOfthL3zi04qOw9edKm2T4TgpG9VKhENinBZkQ X-Received: by 2002:a05:6a20:4286:b0:10f:bb1:ca50 with SMTP id o6-20020a056a20428600b0010f0bb1ca50mr8638545pzj.10.1685328342116; Sun, 28 May 2023 19:45:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685328342; cv=none; d=google.com; s=arc-20160816; b=cpwZSHHlt9wpn3qm9a2LUQBSTIl/z/xhCF2Jlz6vZXyy+03G8rQPvp01jrEyXUdGZf enogJjrUhPPHvBaOCZezoPdy+KwF7PaLEQ/oDFqQQZqHbPAho+H9WShdj7S8HBhTf5NJ EM4wKV4nGeyi3ccse0FGq/gXzXTeQmCKK57hB/XxT9zkE6m4hCHJ3tC7V2WG1MvX1R6C +WAtn1hoSaI7ZViKlyhAA2zDct9Xq0WwRi+/7pUU/6yz2jKx49WJBZ7S7S35ZsyXeSIf GHnS67R+OZqNZgaf8ZhSbJe1Jnz7XsZ6QiMvmIX2owyBmTymZpVF2E6Zh251j7GOtFBS JELA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=IEJy3ZwHzEy4yCdUkI2WmoNuXKG8YRae4C35/I9rrQI=; b=LVr67/FVxXbq523w4HizEGIAk5MGFj0bILKHB2Hc9thfPu0XvujFNbYd8RsBH7dx/J zTQRLEPTUSjQchZ2V/TSVa8/FuhR9Y4ZfTiC8q8xFqmntlGVdRc9vKnmyTl+V5JleWly KqvwmwzVOvRBJJ/4qJUl43avAb+0qkym9LsYonyvY/l8/C0SBpiuHNob3490cJwtm3Jf QisyiXgRyQpVguSTTRVKcDG8SntCgGNl5CJhEH/0/WaER/d/57ZFQoEkH1Ay1N8SdghZ LYuarCimcr1AIqSUvNrtdnJDNOUv5CL1SsM/V6bBgAFH8C5DMChWFeeyAyvAjQfyPV6V SP5w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=pca0tv3H; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k190-20020a6384c7000000b00517aa9db92dsi1666341pgd.396.2023.05.28.19.45.30; Sun, 28 May 2023 19:45:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=pca0tv3H; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229610AbjE2CnL (ORCPT + 99 others); Sun, 28 May 2023 22:43:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54726 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229574AbjE2CnJ (ORCPT ); Sun, 28 May 2023 22:43:09 -0400 Received: from mail-yw1-x1130.google.com (mail-yw1-x1130.google.com [IPv6:2607:f8b0:4864:20::1130]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3480AAC for ; Sun, 28 May 2023 19:43:08 -0700 (PDT) Received: by mail-yw1-x1130.google.com with SMTP id 00721157ae682-565ba6aee5fso33115347b3.1 for ; Sun, 28 May 2023 19:43:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1685328187; x=1687920187; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=IEJy3ZwHzEy4yCdUkI2WmoNuXKG8YRae4C35/I9rrQI=; b=pca0tv3H16nEDflyHqTLct4q2s14vmeOwMRRAIuPZlGGf8r/09QyYaKd5+smAXfi91 +ObXTXFYeHA9EUL7qRxyl84sYdTjazxwuHuUp0NvyQtQrqueIA5/frwVrNvOUBD/IURk zK0y+TJf8Ww1BtCSttM9A7dJ5jN6zBPgrKQ6c8DrJf1z243qY8+k29PIo1zpkdZRRqi3 Bh74HCgKKz8RjzlOOjPG3mtHsfp5dcCMlu2ZjsPoO7c1l8sDEDO0YQl/tpNgkXnu8okX GLAgVfdYWeuqxiTVaPvLwci1XlJpo+Uc90hESJUs8EALEC5LJS5sanx/tw267tM3BpLI jLvA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1685328187; x=1687920187; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=IEJy3ZwHzEy4yCdUkI2WmoNuXKG8YRae4C35/I9rrQI=; b=GuUpy5ueH5+L5yP/A1XOp8WCGYHXYrGNBLPfBympeTkN62kRr0EzQuJ1gy4Hq4/VRj lMVGKAqhw/xI+ar3XwxvoSnc3/TX+bq4+sjzvZdyc9LXRDLj+lAu4HJsFgVjCiwyNgt3 5TcC/jB1muqlGqWdEPyoRWm/5lRx6x+8UKV3kQmJkJRIL5LO8KAKAizyp0U7LgnZE8Hw PdZi5wKULiSP/HyGxruRYWpmJ2U6Zmo2eTjP8vS7QuBkFQGYJiFNQdEfoIvIRoYxT9xo FQBo53cbAIRCv2zuieiqCaIsSXQGfoA84/6/Q7ELsdVif1jzO+FLZjXt7Ko6YRRU96ME f4YA== X-Gm-Message-State: AC+VfDyC2CWaaTbay7OvPoOwpQ4/q8BwM8nmBcl+X/yu8GE8Ei4cYML1 AeCOFalZAQXuwJhH5AK8EuIiCJSBteFnzq5WggUKXA== X-Received: by 2002:a81:4982:0:b0:565:ef60:3f2f with SMTP id w124-20020a814982000000b00565ef603f2fmr3962824ywa.44.1685328186991; Sun, 28 May 2023 19:43:06 -0700 (PDT) MIME-Version: 1.0 References: <20230417-topic-dpu_regbus-v1-0-06fbdc1643c0@linaro.org> In-Reply-To: <20230417-topic-dpu_regbus-v1-0-06fbdc1643c0@linaro.org> From: Dmitry Baryshkov Date: Mon, 29 May 2023 05:42:56 +0300 Message-ID: Subject: Re: [PATCH 0/5] MDSS reg bus interconnect To: Konrad Dybcio Cc: Rob Clark , Abhinav Kumar , Sean Paul , David Airlie , Daniel Vetter , Rob Herring , Krzysztof Kozlowski , Krishna Manikandan , Marijn Suijten , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 17 Apr 2023 at 18:30, Konrad Dybcio wrote: > > Apart from the already handled data bus (MAS_MDP_Pn<->DDR), there's > another path that needs to be handled to ensure MDSS functions properly, > namely the "reg bus", a.k.a the CPU-MDSS interconnect. > > Gating that path may have a variety of effects.. from none to otherwise > inexplicable DSI timeouts.. > > This series tries to address the lack of that. > > Example path: > > interconnects = <&bimc MASTER_AMPSS_M0 0 &config_noc SLAVE_DISPLAY_CFG 0>; If we are going to touch the MDSS interconnects, could you please also add the rotator interconnect to the bindings? We do not need to touch it at this time, but let's not have to change bindings later again. > > Signed-off-by: Konrad Dybcio > --- > Konrad Dybcio (5): > dt-bindings: display/msm: Add reg bus interconnect > drm/msm/dpu1: Rename path references to mdp_path > drm/msm/mdss: Rename path references to mdp_path > drm/msm/mdss: Handle the reg bus ICC path > drm/msm/dpu1: Handle the reg bus ICC path > > .../bindings/display/msm/mdss-common.yaml | 1 + > drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c | 10 +++---- > drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 34 ++++++++++++++++----- > drivers/gpu/drm/msm/disp/dpu1/dpu_kms.h | 5 ++-- > drivers/gpu/drm/msm/msm_mdss.c | 35 ++++++++++++++-------- > 5 files changed, 57 insertions(+), 28 deletions(-) > --- > base-commit: d3f2cd24819158bb70701c3549e586f9df9cee67 > change-id: 20230417-topic-dpu_regbus-abc94a770952 > > Best regards, > -- > Konrad Dybcio > -- With best wishes Dmitry