Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp3915924rwd; Mon, 29 May 2023 19:56:23 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6dkw23e4WOxmttCgL+mbQ41ZuRUpB2A+vKafGjIdTNyb5Bi4ennHNW49AzBO/9b8SPzXlj X-Received: by 2002:a17:902:e5d0:b0:1ae:10a5:8349 with SMTP id u16-20020a170902e5d000b001ae10a58349mr1001136plf.23.1685415382973; Mon, 29 May 2023 19:56:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685415382; cv=none; d=google.com; s=arc-20160816; b=KHxsiGHncNDTAhPYmIy+Vy8UfTk5HDeI3GCh0nLZxsy/NOCAXP9J23WUlOxuPcgQj5 4WVmdCt5u25VWcnDrvrvAorfcxCXo1nMrpxtGfJf0iOQSiQjWS8l7AxZDeMDaNpRRUuC etyphjwDi1iTRcI2s5eo101Wf/lCnjZMKDdkObMY96ESSolz1maB5/fuORzK20Coe/rH p3OFXA0qFf0lxkUPW+PS+jp0nk9uiwVX5MR82bRORmBk7gUjICQa8mmWPs7Wh4EHvAWp RsB9eKAusehXmDaWNxtDT+FPDAm/y4qabhGZjjIhcqH9EKoYw4/xadJ4I1NVZ75+Lv5m rLyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=7SdEaSy/Zt6OvFL4Xmq4CkinqbijuKTTXJOhMJbc2go=; b=GcM5DOc6BKjs8Is838eXjkdOkIw+WzN3HsoT7ZN78zf0jwJVJ7TTVshsL8ywbdBplT hXvPnO2BmZFgE7cVhOliPljexqRUPN+891pMDzoTKbRYSiWAiNTYH0W/NxPaGmq0sgsA BIN2oxJMpeZleyPEeTwIbHZr1u3bnyVkkBqAm/D72gZ3B3dy6a5SP8qN15TpT+szlPM/ L6xiT2i9U1RddJ/UlGuoopJJFCigTMH2aVUIuEBPfDag8wiojn2o3mbqDKPJd7yT1Nrz /0/gRA4W22AupMIgW0CnXeD+HTiKBbqqTM8N2v5I4yPv0BIxXaTLBrXXepYFkm3BM5RA Uy7Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=Uxg3bHen; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id y13-20020a17090322cd00b001aadd1e0384si392591plg.192.2023.05.29.19.56.11; Mon, 29 May 2023 19:56:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=Uxg3bHen; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230179AbjE3CdD (ORCPT + 99 others); Mon, 29 May 2023 22:33:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60892 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229940AbjE3Ccy (ORCPT ); Mon, 29 May 2023 22:32:54 -0400 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 26ACDCD; Mon, 29 May 2023 19:32:52 -0700 (PDT) X-UUID: 43446ff6fe9211ed9cb5633481061a41-20230530 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=7SdEaSy/Zt6OvFL4Xmq4CkinqbijuKTTXJOhMJbc2go=; b=Uxg3bHenLRe8D1DFehR9pMXfldUGNA9JFzBwVjpOhmeYRy4auZQ1NTzK5jyVeUL+urQi2VrsZtOmDK6PJRYX719kwQcFICHNdlj737c3piambgQi7TUua1lQ3AGx3WhTh+NBmRVcRlVN74AhTqU7yQzWMbO4eSUjPCMJR7bPPcM=; X-CID-UNFAMILIAR: 1 X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.25,REQID:8351843d-2cdc-4424-aadb-fb15bf76caf4,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:100,FILE:0,BULK:0,RULE:Release_Ham,ACTIO N:release,TS:100 X-CID-INFO: VERSION:1.1.25,REQID:8351843d-2cdc-4424-aadb-fb15bf76caf4,IP:0,URL :0,TC:0,Content:0,EDM:0,RT:0,SF:100,FILE:0,BULK:0,RULE:Spam_GS981B3D,ACTIO N:quarantine,TS:100 X-CID-META: VersionHash:d5b0ae3,CLOUDID:6d9ebf3c-de1e-4348-bc35-c96f92f1dcbb,B ulkID:230530103248VHP8ZMLV,BulkQuantity:0,Recheck:0,SF:48|38|29|28|16|19,T C:nil,Content:0,EDM:-3,IP:nil,URL:0,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0 ,OSI:0,OSA:0,AV:0 X-CID-BVR: 0,NGT X-CID-BAS: 0,NGT,0,_ X-UUID: 43446ff6fe9211ed9cb5633481061a41-20230530 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 51541294; Tue, 30 May 2023 10:32:46 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.186) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Tue, 30 May 2023 10:32:45 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Tue, 30 May 2023 10:32:45 +0800 From: Po-Wen Kao To: , , , , Alim Akhtar , Avri Altman , Bart Van Assche , "James E.J. Bottomley" , "Martin K. Petersen" , Matthias Brugger , AngeloGioacchino Del Regno CC: , , , , , , , , Subject: [PATCH v2 2/3] scsi: ufs: core: Export symbols for MTK driver module Date: Tue, 30 May 2023 10:32:26 +0800 Message-ID: <20230530023227.16653-3-powen.kao@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20230530023227.16653-1-powen.kao@mediatek.com> References: <20230530023227.16653-1-powen.kao@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_PASS,SPF_PASS, T_SCC_BODY_TEXT_LINE,UNPARSEABLE_RELAY,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Export - ufshcd_mcq_config_mac - ufshcd_mcq_make_queues_operational - ufshcd_mcq_read_cqis - ufshcd_mcq_poll_cqe_lock Signed-off-by: Po-Wen Kao --- drivers/ufs/core/ufs-mcq.c | 4 ++++ drivers/ufs/core/ufshcd-priv.h | 2 -- include/ufs/ufshcd.h | 5 +++++ 3 files changed, 9 insertions(+), 2 deletions(-) diff --git a/drivers/ufs/core/ufs-mcq.c b/drivers/ufs/core/ufs-mcq.c index 1ba9c395c6b0..1845c26c6958 100644 --- a/drivers/ufs/core/ufs-mcq.c +++ b/drivers/ufs/core/ufs-mcq.c @@ -92,6 +92,7 @@ void ufshcd_mcq_config_mac(struct ufs_hba *hba, u32 max_active_cmds) val |= FIELD_PREP(MCQ_CFG_MAC_MASK, max_active_cmds); ufshcd_writel(hba, val, REG_UFS_MCQ_CFG); } +EXPORT_SYMBOL_GPL(ufshcd_mcq_config_mac); /** * ufshcd_mcq_req_to_hwq - find the hardware queue on which the @@ -242,6 +243,7 @@ u32 ufshcd_mcq_read_cqis(struct ufs_hba *hba, int i) { return readl(mcq_opr_base(hba, OPR_CQIS, i) + REG_CQIS); } +EXPORT_SYMBOL_GPL(ufshcd_mcq_read_cqis); void ufshcd_mcq_write_cqis(struct ufs_hba *hba, u32 val, int i) { @@ -308,6 +310,7 @@ unsigned long ufshcd_mcq_poll_cqe_lock(struct ufs_hba *hba, return completed_reqs; } +EXPORT_SYMBOL_GPL(ufshcd_mcq_poll_cqe_lock); void ufshcd_mcq_make_queues_operational(struct ufs_hba *hba) { @@ -372,6 +375,7 @@ void ufshcd_mcq_make_queues_operational(struct ufs_hba *hba) MCQ_CFG_n(REG_SQATTR, i)); } } +EXPORT_SYMBOL_GPL(ufshcd_mcq_make_queues_operational); void ufshcd_mcq_enable_esi(struct ufs_hba *hba) { diff --git a/drivers/ufs/core/ufshcd-priv.h b/drivers/ufs/core/ufshcd-priv.h index 2de068b96c71..5b9c30284a30 100644 --- a/drivers/ufs/core/ufshcd-priv.h +++ b/drivers/ufs/core/ufshcd-priv.h @@ -66,8 +66,6 @@ void ufshcd_compl_one_cqe(struct ufs_hba *hba, int task_tag, int ufshcd_mcq_init(struct ufs_hba *hba); int ufshcd_mcq_decide_queue_depth(struct ufs_hba *hba); int ufshcd_mcq_memory_alloc(struct ufs_hba *hba); -void ufshcd_mcq_make_queues_operational(struct ufs_hba *hba); -void ufshcd_mcq_config_mac(struct ufs_hba *hba, u32 max_active_cmds); void ufshcd_mcq_select_mcq_mode(struct ufs_hba *hba); u32 ufshcd_mcq_read_cqis(struct ufs_hba *hba, int i); void ufshcd_mcq_write_cqis(struct ufs_hba *hba, u32 val, int i); diff --git a/include/ufs/ufshcd.h b/include/ufs/ufshcd.h index d5b16f968d7f..ad9d42a8fbfc 100644 --- a/include/ufs/ufshcd.h +++ b/include/ufs/ufshcd.h @@ -1242,9 +1242,14 @@ void ufshcd_parse_dev_ref_clk_freq(struct ufs_hba *hba, struct clk *refclk); void ufshcd_update_evt_hist(struct ufs_hba *hba, u32 id, u32 val); void ufshcd_hba_stop(struct ufs_hba *hba); void ufshcd_schedule_eh_work(struct ufs_hba *hba); +void ufshcd_mcq_config_mac(struct ufs_hba *hba, u32 max_active_cmds); +u32 ufshcd_mcq_read_cqis(struct ufs_hba *hba, int i); void ufshcd_mcq_write_cqis(struct ufs_hba *hba, u32 val, int i); unsigned long ufshcd_mcq_poll_cqe_nolock(struct ufs_hba *hba, struct ufs_hw_queue *hwq); +unsigned long ufshcd_mcq_poll_cqe_lock(struct ufs_hba *hba, + struct ufs_hw_queue *hwq); +void ufshcd_mcq_make_queues_operational(struct ufs_hba *hba); void ufshcd_mcq_enable_esi(struct ufs_hba *hba); void ufshcd_mcq_config_esi(struct ufs_hba *hba, struct msi_msg *msg); -- 2.18.0