Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp4174498rwd; Tue, 30 May 2023 01:20:56 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7uyx96VheJRwHUgbrEr5XdOw2Y9/ldlEsiqgtc+cgJETZ7Feezk2gVteYHKiVs4u8aa2k/ X-Received: by 2002:a05:6a20:4304:b0:10b:ca02:1a5e with SMTP id h4-20020a056a20430400b0010bca021a5emr1729367pzk.55.1685434855687; Tue, 30 May 2023 01:20:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685434855; cv=none; d=google.com; s=arc-20160816; b=QVN19YOtUqZXegzwBnoeUKzjny20ybpf8C9Jdr07Ho51N1tAGF4ddaz7P2slTOgmWX AhyqIJbKe8V4ThJM4MMmNtt6gsBhRYhMXJqQYVxeBoRkchqEu3/w2HWvhGszPJwiBirJ Xav2kcEFLjtxEWgiATFpBBLhDsCazlySqfacL68N+vEGOpYtN44xi/n7Zc8ISykqCaHK EbDcpTDL2N+huyTNr94WxV+TrydbaMRJ4pLhgcKbNikITOz87Pk5vEFYS70Nkl1N2dyO l9VRlFSTg7Koo74sab2QmjINFJn8tu7QdwUm8RH8FdAR754Qsju5v1qYwG2YnM6VC2l5 EbTg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:user-agent:references:message-id :in-reply-to:subject:cc:to:from:date; bh=5KKTsxR/0DSsR/O80SyjdgEGjhew4KNHVCgyjXWb5Nk=; b=hvlelY76aGumE1sLx2btbMVrJQtFsKrKtqUsrjQbjR3QznqJv7WWS6YaImWGFdW5vB TlTPhBG6oujz2xwMgIZx24kc/Xu/wZzna4ggo1dN/G9fcAUqb1tyuvQDY8788uAKfQVr 8cVUGnfoSdYC6ZR0LXdo+wFx8qdLkPv51WHwz5Vm2A1rAEW4/UkLwbuEzQFBbZbovJ94 UjV0XmxitTMoqkF8ya4AjJTTDum/3qiL7s2eEzQB/xEAkFTRa7cL+lvNuj8a+92u+d68 WypV+abvYLEWShVznGcxC0nQmupiQ0Gt+/J5qVdAekUX847r+7CUM8rDYjM4lnjGiUNk ux5g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id o25-20020a637319000000b0051b29733bc9si9181693pgc.715.2023.05.30.01.20.41; Tue, 30 May 2023 01:20:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229907AbjE3IDn (ORCPT + 99 others); Tue, 30 May 2023 04:03:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55328 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229904AbjE3IDj (ORCPT ); Tue, 30 May 2023 04:03:39 -0400 Received: from angie.orcam.me.uk (angie.orcam.me.uk [78.133.224.34]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 9CD2CA8; Tue, 30 May 2023 01:03:34 -0700 (PDT) Received: by angie.orcam.me.uk (Postfix, from userid 500) id 8A96192009C; Tue, 30 May 2023 10:03:32 +0200 (CEST) Received: from localhost (localhost [127.0.0.1]) by angie.orcam.me.uk (Postfix) with ESMTP id 8397492009B; Tue, 30 May 2023 09:03:32 +0100 (BST) Date: Tue, 30 May 2023 09:03:32 +0100 (BST) From: "Maciej W. Rozycki" To: Jiaxun Yang , Paul Cercueil cc: linux-mips@vger.kernel.org, linux-kernel@vger.kernel.org, Thomas Bogendoerfer Subject: Re: [PATCH 1/2] MIPS: Allow MIPS32R2 kernel to run on P5600 and M5150 In-Reply-To: <20230529135245.4085-1-jiaxun.yang@flygoat.com> Message-ID: References: <20230529135245.4085-1-jiaxun.yang@flygoat.com> User-Agent: Alpine 2.21 (DEB 202 2017-01-01) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 29 May 2023, Jiaxun Yang wrote: > M5150 and P5600 are two MIPS32R5 kernels, however as MIPS32R5 is > backward compatible with MIPS32R2 there is no reason to forbid > M5150 and P5600 on MIPS32R2 kernel. What problem are you trying to solve? The CONFIG_SYS_HAS_CPU_* settings denote overall platform's support for the given CPU and have nothing to do with what architecture level a given kernel has been configured for. You do need to get the settings right for your platform, just as you do in 2/2, but this 1/2 part looks wrong to me. NB CPU_4KEC is double-listed as R1 and R2 because early revisions of the 4KEc core were actually R1 before switching to R2, so this CPU can report either revision. I don't know why CPU_XBURST is also listed as both R1 and R2, the history looks convoluted with no explanation. Paul, is the CPU also dual-revision or is it just a bug and it is supposed to be listed under one ISA revision only, presumably R2? Maciej