Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp1529979rwd; Wed, 31 May 2023 15:34:15 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5SaTiEdxP5s4mLZDJcN/pWpaLXuJRwk/0elFJf1NrPJ4a6FFWwtudcX0lffZx9/RJ+ZEsr X-Received: by 2002:a17:902:988d:b0:1a6:45e5:a26a with SMTP id s13-20020a170902988d00b001a645e5a26amr4275370plp.27.1685572454942; Wed, 31 May 2023 15:34:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685572454; cv=none; d=google.com; s=arc-20160816; b=zgsnk1p/ub+pD2ji8A4GAFCY60+/FM7vTb0CR09HLFxw3Mhx6h2WJiITzbcHFWTBaf BxsD1UVjeJQU9XENyXYm+viiUwg9mAV9A/ue9Sm5bcMs+pjo59eC44Ok4+hYc8SGwuSp z4nFeisK0hYNWVhA5UUfOlQaqqDN2gDBepbaemFfj8sBc08rOd56Z08kiNCGymbp+rF0 /Nzo4ramFKow8ra2qUna44YidbL3QujxmDZdWTvDfPIMANGbsBLmeRQpWKwGgWpiRkbo hLmu9kRAGfwkinnJ3r2nc4sHgSzY8fyggP+lszeSCtBV9kLwXyQ46XmVtANrgxR0uYvt 7DVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=5WvvsLmp/AqRDQdpfpvuLdiTsHTP4d1sVxZCw8P+T3g=; b=slTMe9eGxqaGR2sD4120YLCxV4MONSlcsNHjOf411SGT+WFHKeeIbXML49w5OFc7Yz 8r0sxZgdAjb1gAIIunWerYul1f6pcvCoqEVhMrsTrI/DRt4g78sR4z4ZEGd5nwfkzexb CpFYdvRfDTBgP0NseqSgu/L3sQuSkt5A2Ruj66Logdvjv46QT3R/gB+y0AsJIZw1Tbnv o4iGWQR1xCsG4QZG9Vo5OxWWcJLYHGqNerw2z00Q+zpx++OZ+pG+0JesJtRctUu172kR fpTLs6peeZTjpQBQ1VT2oRMvXIrV5ud2b9xa0r2smZuvQLUEvAs/RQ3Gl1CzhTViDcx6 /fDg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=HKM5ec0S; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id km3-20020a17090327c300b001aaf1734d1dsi1586917plb.241.2023.05.31.15.34.03; Wed, 31 May 2023 15:34:14 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=HKM5ec0S; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229536AbjEaWWP (ORCPT + 99 others); Wed, 31 May 2023 18:22:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42806 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229527AbjEaWWL (ORCPT ); Wed, 31 May 2023 18:22:11 -0400 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C3AFD9D; Wed, 31 May 2023 15:22:09 -0700 (PDT) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 34VLWMMq099106; Wed, 31 May 2023 16:32:22 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1685568742; bh=5WvvsLmp/AqRDQdpfpvuLdiTsHTP4d1sVxZCw8P+T3g=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=HKM5ec0SqCfGZxLZUuX+HDGLSZA+n3IOqtH3M+ow6TSDXr/T97IVsSJ5vLqRvCM4v baeah/CncCBxn5WyzqyiI5wit0RL/Kyky8Ejv5KC5WnXYsFfyVOUhXwB4GgkEM7VAU 0asxwB9dVL6dAXrUOzeFPiz7SPo/rIgTR/8teCpk= Received: from DLEE115.ent.ti.com (dlee115.ent.ti.com [157.170.170.26]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 34VLWMNS025456 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 31 May 2023 16:32:22 -0500 Received: from DLEE100.ent.ti.com (157.170.170.30) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 31 May 2023 16:32:22 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 31 May 2023 16:32:22 -0500 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 34VLWMK7105112; Wed, 31 May 2023 16:32:22 -0500 From: Nishanth Menon To: Conor Dooley , Krzysztof Kozlowski , Rob Herring CC: , , , Tero Kristo , Vignesh Raghavendra , Nishanth Menon , Udit Kumar , Nitin Yadav , Neha Malcom Francis , Tony Lindgren Subject: [PATCH 6/6] arm64: dts: ti: k3-j784s4: Configure pinctrl for timer IO Date: Wed, 31 May 2023 16:32:15 -0500 Message-ID: <20230531213215.602395-7-nm@ti.com> X-Mailer: git-send-email 2.40.0 In-Reply-To: <20230531213215.602395-1-nm@ti.com> References: <20230531213215.602395-1-nm@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org There are timer IO pads in the MCU domain, and in the MAIN domain. These pads can be muxed for the related timers. The details of the multiplexing can be found in the register documentation and Technical Reference Manual[1]. These are similar to J721e/J7200, but have different mux capabilities. [1] http://www.ti.com/lit/zip/spruj52 Signed-off-by: Nishanth Menon --- arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 18 +++++++++++++++ .../boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi | 22 +++++++++++++++++++ 2 files changed, 40 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi index f2ddd79f748d..7784278755a8 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi @@ -72,6 +72,24 @@ main_pmx0: pinctrl@11c000 { pinctrl-single,function-mask = <0xffffffff>; }; + /* TIMERIO pad input CTRLMMR_TIMER*_CTRL registers */ + main_timerio_input: pinctrl@104200 { + compatible = "pinctrl-single"; + reg = <0x00 0x104200 0x00 0x50>; + #pinctrl-cells = <1>; + pinctrl-single,register-width = <32>; + pinctrl-single,function-mask = <0x00000007>; + }; + + /* TIMERIO pad output CTCTRLMMR_TIMERIO*_CTRL registers */ + main_timerio_output: pinctrl@104280 { + compatible = "pinctrl-single"; + reg = <0x00 0x104280 0x00 0x20>; + #pinctrl-cells = <1>; + pinctrl-single,register-width = <32>; + pinctrl-single,function-mask = <0x0000001f>; + }; + main_crypto: crypto@4e00000 { compatible = "ti,j721e-sa2ul"; reg = <0x00 0x4e00000 0x00 0x1200>; diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi index 8623937e9506..4720d89ab4d7 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi @@ -83,6 +83,28 @@ wkup_gpio_intr: interrupt-controller@42200000 { ti,interrupt-ranges = <16 928 16>; }; + /* MCU_TIMERIO pad input CTRLMMR_MCU_TIMER*_CTRL registers */ + mcu_timerio_input: pinctrl@40f04200 { + compatible = "pinctrl-single"; + reg = <0x00 0x40f04200 0x00 0x28>; + #pinctrl-cells = <1>; + pinctrl-single,register-width = <32>; + pinctrl-single,function-mask = <0x0000000f>; + /* Non-MPU Firmware usage */ + status = "reserved"; + }; + + /* MCU_TIMERIO pad output CTRLMMR_MCU_TIMERIO*_CTRL registers */ + mcu_timerio_output: pinctrl@40f04280 { + compatible = "pinctrl-single"; + reg = <0x00 0x40f04280 0x00 0x28>; + #pinctrl-cells = <1>; + pinctrl-single,register-width = <32>; + pinctrl-single,function-mask = <0x0000000f>; + /* Non-MPU Firmware usage */ + status = "reserved"; + }; + mcu_conf: syscon@40f00000 { compatible = "ti,j721e-system-controller", "syscon", "simple-mfd"; reg = <0x00 0x40f00000 0x00 0x20000>; -- 2.40.0