Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp3840080rwd; Sat, 3 Jun 2023 13:08:10 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7L2ZIn+tdkV0APb5INWEJcNe6/usUkNNtdq9d+upeuODvAf7RXijSeTm1qJXRW7GIU6SO1 X-Received: by 2002:a17:903:22c7:b0:1ad:fcdc:2a9f with SMTP id y7-20020a17090322c700b001adfcdc2a9fmr2618365plg.51.1685822890283; Sat, 03 Jun 2023 13:08:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685822890; cv=none; d=google.com; s=arc-20160816; b=M5curNy3tGVBX/JgfSO2L7yK64Ykn7YoytTG+0sNyP/n+6uvtF0+lGjr2G33cB6nYb 0eB3iWPQGtPzuLVPWE8RXhhsLV4RSz6lsDqRNP0fg0ObQDRdvnAhKY8+5xV0nBPahuxj t3IfA46pB7OtBgSEZKQU3xF5r0Gm5c1EKp6g01e1+K4YdjnBKUCw5r4cUvVM8goILwfc RUC7eL4s2SBFRTd75TnBmEcAHyf5sYI3Rx7Ifvgm6p4VGLb21OXVQ6C2CIcXxeiZxEiv HO9Mc0tLRtZ7Gamp78aAU3ooKMz+oFloG3q+rDlVn/J4QA5Zh4sDPft1vRh8QgVPzgbo mGQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=G3Yo+8KRv94TSzU4o1iNeuyME4AEDKs2Z3PeSzh7+jo=; b=A36na8+ohmCA46ECtbmUa0cYuWjFeYBzOvtkqlvJLFiVkfBCZEC+RkYz5HCQXkkTgE PGKon6+oNZKXVJTAKFPeOZXnyV7Adhjp11a1DCFMyJSmVtTBhjwdo6qk5GroiROzgvKA Wivws2TFpW5ynknYPO1gNuecY4Q6idc9+JNTpqrg4xg9WiLI4PvmGzmsAJ0AXMjlTaSv s18LOS3yM9lzLCDiLyUEGKPEu1aBooqOaF1dasyhCcH04kvmh3BvF9ZzcnED/KzKqSH4 UXClDdDC7TVIX7a8/6qH+iTXf5SbIfNKEESfFMrX+GgZ2o0m163Oys5InXD9eh4DK7cQ SIRA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=m2LwGDPl; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a28-20020a637f1c000000b0053f18935d86si3055804pgd.123.2023.06.03.13.07.56; Sat, 03 Jun 2023 13:08:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=m2LwGDPl; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229679AbjFCUDN (ORCPT + 99 others); Sat, 3 Jun 2023 16:03:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46464 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229451AbjFCUDM (ORCPT ); Sat, 3 Jun 2023 16:03:12 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0BD9418D; Sat, 3 Jun 2023 13:03:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1685822591; x=1717358591; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=d01tRDxvZ5T+IIbhLGGRzLix+V9DNdmXlY+ubhvrJgA=; b=m2LwGDPl1RQ4G2TgvLKCRod321ZEh9jqV6HWCZfH0ashx9gyPUqhbb2v 7hlYRGH2gtWhS0jAgvo6S2Nz/WyQCLCc0KbGYzlmAdVNgw2zZgOZmlDib GKmdlY0tnphPmaJv12XDpCvMSF8uiGUsGpi38fYrRnfgjkhFelPlR8FPj jBDYmAkafWNKw/ZYzatJgg7zrAWn8kcpXoxDYfuomJ7vjbSRDLG/343wV SBuElDQyebhhkpqEcpsPpI/FaENqc73yiyXeHWoA4qM7Ypn0ps994uWho uytp8uDFNxeLfxX+rB9ffTvu75Yc5jqso4dm/ztqAnJiG24qmCzXaZAGq Q==; X-IronPort-AV: E=Sophos;i="6.00,216,1681196400"; d="scan'208";a="155388154" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 03 Jun 2023 13:03:09 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Sat, 3 Jun 2023 13:03:07 -0700 Received: from che-lt-i67070.amer.actel.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Sat, 3 Jun 2023 13:02:55 -0700 From: Varshini Rajendran To: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , Subject: [PATCH 00/21] Add support for sam9x7 SoC family Date: Sun, 4 Jun 2023 01:32:22 +0530 Message-ID: <20230603200243.243878-1-varshini.rajendran@microchip.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series adds support for the new SoC family - sam9x7. - The device tree, configs and drivers are added - Clock driver for sam9x7 is added - Support for basic peripherals is added Balamanikandan Gunasundar (1): ARM: configs: at91: Enable csi and isc support Hari Prasath (1): irqchip/atmel-aic5: Add support for sam9x7 aic Nicolas Ferre (1): net: macb: add support for gmac to sam9x7 Varshini Rajendran (18): dt-bindings: microchip: atmel,at91rm9200-tcb: add sam9x60 compatible dt-bindings: usb: ehci: Add atmel at91sam9g45-ehci compatible dt-bindings: usb: generic-ehci: Document clock-names property ARM: dts: at91: sam9x7: add device tree for soc ARM: configs: at91: enable config flags for sam9x7 SoC ARM: configs: at91: add mcan support ARM: at91: pm: add support for sam9x7 soc family ARM: at91: pm: add sam9x7 soc init config ARM: at91: Kconfig: add config flag for SAM9X7 SoC ARM: at91: add support in soc driver for new sam9x7 clk: at91: clk-sam9x60-pll: re-factor to support individual core freq outputs clk: at91: sam9x7: add support for HW PLL freq dividers clk: at91: sam9x7: add sam9x7 pmc driver dt-bindings: irqchip/atmel-aic5: Add support for sam9x7 aic power: reset: at91-poweroff: lookup for proper pmc dt node for sam9x7 power: reset: at91-reset: add reset support for sam9x7 soc power: reset: at91-reset: add sdhwc support for sam9x7 soc dt-bindings: net: cdns,macb: add documentation for sam9x7 ethernet interface .../interrupt-controller/atmel,aic.txt | 2 +- .../devicetree/bindings/net/cdns,macb.yaml | 1 + .../soc/microchip/atmel,at91rm9200-tcb.yaml | 1 + .../devicetree/bindings/usb/generic-ehci.yaml | 5 + arch/arm/boot/dts/sam9x7.dtsi | 1333 +++++++++++++++++ arch/arm/configs/at91_dt_defconfig | 8 + arch/arm/mach-at91/Kconfig | 21 +- arch/arm/mach-at91/Makefile | 1 + arch/arm/mach-at91/generic.h | 2 + arch/arm/mach-at91/pm.c | 35 + arch/arm/mach-at91/sam9x7.c | 34 + drivers/clk/at91/Makefile | 1 + drivers/clk/at91/clk-sam9x60-pll.c | 50 +- drivers/clk/at91/pmc.h | 2 + drivers/clk/at91/sam9x60.c | 7 + drivers/clk/at91/sam9x7.c | 947 ++++++++++++ drivers/clk/at91/sama7g5.c | 7 + drivers/irqchip/irq-atmel-aic5.c | 10 + drivers/net/ethernet/cadence/macb_main.c | 1 + drivers/power/reset/Kconfig | 4 +- drivers/power/reset/at91-sama5d2_shdwc.c | 1 + drivers/soc/atmel/soc.c | 23 + drivers/soc/atmel/soc.h | 9 + 23 files changed, 2489 insertions(+), 16 deletions(-) create mode 100644 arch/arm/boot/dts/sam9x7.dtsi create mode 100644 arch/arm/mach-at91/sam9x7.c create mode 100644 drivers/clk/at91/sam9x7.c -- 2.25.1