Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Akhil R <akhilrajeev@nvidia.com>
To:     Wolfram Sang <wsa@kernel.org>
CC:     "christian.koenig@amd.com" <christian.koenig@amd.com>,
        "digetx@gmail.com" <digetx@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Laxman Dewangan <ldewangan@nvidia.com>,
        "linux-i2c@vger.kernel.org" <linux-i2c@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "linux-tegra@vger.kernel.org" <linux-tegra@vger.kernel.org>,
        "sumit.semwal@linaro.org" <sumit.semwal@linaro.org>,
        "thierry.reding@gmail.com" <thierry.reding@gmail.com>
Subject: RE: [PATCH v6 RESEND 2/2] i2c: tegra: Share same DMA channel for RX
 and TX
Thread-Topic: [PATCH v6 RESEND 2/2] i2c: tegra: Share same DMA channel for RX
 and TX
Thread-Index: AQHZeQVjukkoZDQlT0ytqbLKguU57a98G1aAgAARiDA=
Date:   Mon, 5 Jun 2023 09:24:24 +0000
Message-ID: <SJ1PR12MB6339D6C3D3C489068C40FE94C04DA@SJ1PR12MB6339.namprd12.prod.outlook.com>
References: <20230427123915.38199-1-akhilrajeev@nvidia.com>
 <20230427123915.38199-3-akhilrajeev@nvidia.com> <ZH2a+S/1yeV5gN07@shikoro>
In-Reply-To: <ZH2a+S/1yeV5gN07@shikoro>
Accept-Language: en-IN, en-US
Content-Language: en-US
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?/S9Xinqt4xCKkozrC1r1FiiBmDsIigFsGadsqLoewG2NKxdMHviBiUWiuabn?=
 =?us-ascii?Q?xusdDEttzINk1kUwrVjBkizGglSuMJWD2+EItmixxDAc+9eYdqPKXBPEyqzV?=
 =?us-ascii?Q?4a9V87czf2RLi8N6dFe9CwBImDc2wqQvckpyFk6BL7XHydEZcz8zmUUD5D91?=
 =?us-ascii?Q?87vbZnQ5NNIVfqXm7bPgV2TPcw9FK63PJ1oQGFs54C25itz5sz2uoQsFxyf4?=
 =?us-ascii?Q?5CljEcamBsE0DBFwpCufst8cI3itp9Hyu25R7OOgix82ify1p/+dP2yNq2w/?=
 =?us-ascii?Q?zrYsgmV+LLsggjmwJeBEDjM/08Hzti3E4Ct/ng3Zw7QCX4g6C9+UVvYHBKUc?=
 =?us-ascii?Q?EKfoXIBPhyfzI4Sx3idmQia8XvIFIqWqDZ3hr6CfbRjTIvE0b2ERtckj1j3K?=
 =?us-ascii?Q?Sk+k83XQj1I+sir57NVTpE4Letn+TtSBd5UkRhbi7BTMBCD1GoyQ6XHK4oMH?=
 =?us-ascii?Q?lncXa+8UVgTyXTZxb9XWNnzhKv+avzYDglC/9IM4pK5Oezr4h6bHB0SXRmNt?=
 =?us-ascii?Q?av+K71G9S5hEj0t/PtTxZQGKLoPKnct4JEihPOElaKeCxGUHvLFtoiuBreHp?=
 =?us-ascii?Q?ibrKxpZlhUsHYYw+KMEiPt4GokjBWo/GZldIv2n36SHnxOT08tQoYPKEGTGa?=
 =?us-ascii?Q?VO8thKBT8U6HLv8oHzjUhM8+xDzT25Hcg3TCbA38vQtzgKyoSVpFOP+Z4sHq?=
 =?us-ascii?Q?hjK+NOeErnug4Q2ir29XABzwa/MJPhc/7iBUwz0hEHC9QRuAaW5M93wdNMGo?=
 =?us-ascii?Q?GROzCgasrMANOpRHdSkp+6IIHllGK8EJCfz9Hfq/m9nMTtsgdxBdpRzn7pys?=
 =?us-ascii?Q?bbKNjCQoxUeg8oZHKhQarRE95ygyem/Al+2vkNjqsTUO4Aba6v3NpTKaFWm4?=
 =?us-ascii?Q?73XymJrNZH4Xpb6Rb+8/1emdBrDThgM6d/6lxO8qCOYInk5ceHxdX51eBz8a?=
 =?us-ascii?Q?50agNzFoXVotkblCEr+xSU9rNomfl/Cz2PRNSzkad9jHPJSpjGwxntR5Qsih?=
 =?us-ascii?Q?R7CvKkO3f9WBJBRqOsexjOSS0xROwZ/uIb39Q31iXh1q5y/uZxW372wipqiF?=
 =?us-ascii?Q?4U8yK5uyBSK4gdIVLaYrGct1dnmuUZHEUM+joaNRfhWHZS04sBihpv7wpx9B?=
 =?us-ascii?Q?msu3gs3q4x0EPj424wL6sezR7UR05mtQHclRasg1lRnXgVxCS2Y0yeTdcc7O?=
 =?us-ascii?Q?GEWZoF3J1Lu0ESobb7yHy+fQXI8dM4A+jXXJRqkz3OB/FGdHm3OxljkbiDm2?=
 =?us-ascii?Q?YO/fuLz+ImE+N5aqQJ4vXlhjjf2DQkHc7Igdz8Tp7KXnuzHOMvnAKIxuFLq9?=
 =?us-ascii?Q?fkFNqkd5//oupH+ltEbqArbrUb2bsWq9wL0Facv357XYdHzBXGioVlBcGOVn?=
 =?us-ascii?Q?FohTsXi54ws4XstSwJKsTbare+bHQyS6E+5ZQZDIefVv4Vn3VFiFjLRcJGiW?=
 =?us-ascii?Q?is1KESMaBidJ1vTMmygTnRl9XhtAz7UHYrtpoduTLI229Gqrrxi+J8Zt5ghK?=
 =?us-ascii?Q?NFE8nOAiQHh3DSlYV0QDc8aO9NW45iwj9YuQ8UhoRxNnEqhOxEmgupWPLVV1?=
 =?us-ascii?Q?hFDLL5h56Mso/fd+NA+H+q+3XSJDEMopnFepqrnjKzT5SreiAYzu65YneUVT?=
 =?us-ascii?Q?YjVajJdQHjwG/ZJmgCzqRC3ZfBv9UXXfX5G83wVneqbU?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: SJ1PR12MB6339.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: ef0f1f29-ea47-4746-b0cc-08db65a6a6eb
X-MS-Exchange-CrossTenant-originalarrivaltime: 05 Jun 2023 09:24:24.1912
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: LsiyJWPPc8QriQYmcJ1kzOGQJ//qgVVXjo5VCjt7jlmVlGtmtfRDkypsATzO65gmM1jkAnlzen98zpu+QxShow==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV2PR12MB6013
X-Spam-Status: No, score=-1.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FORGED_SPF_HELO,
        RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,
        T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

> On Thu, Apr 27, 2023 at 06:09:15PM +0530, Akhil R wrote:
> > Allocate only one DMA channel for I2C and share it for both TX and RX
> > instead of using two different DMA hardware channels with the same
> > slave ID. Since I2C supports only half duplex, there is no impact on
> > perf with this.
> >
> > Signed-off-by: Akhil R <akhilrajeev@nvidia.com>
> > Acked-by: Thierry Reding <treding@nvidia.com>
>=20
> Applied to for-next, thanks!
>=20
> No, there wasn't an issue with this patch. I just needed to make sure
> patch 1 (which was for-current material) landed upstream to avoid merge
> conflicts.

Thank you :)