Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp7324529rwd; Tue, 6 Jun 2023 09:08:37 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7dxFHExXxKJbkTq8PBH3m7/u2DAkuQv8fpin2pztkEww/JpW3Zas+UCsZB6rSyDjvUZ0/s X-Received: by 2002:a05:6a20:77a4:b0:10a:ef63:4c33 with SMTP id c36-20020a056a2077a400b0010aef634c33mr61093pzg.47.1686067717189; Tue, 06 Jun 2023 09:08:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686067717; cv=none; d=google.com; s=arc-20160816; b=MIOhf1xYDi19arS/3gvdiJmn8x4i0m0sWvIGwJk9/yG9P5+4bZZsVDSNecHhJ6MQWA I1+0slvovbibvlERBhjeVWfs6Y5nHqVM11eXMS5+hK2qq5qhYnfDFFcxUnA/6IYk9mTO hj0TyAheqKI9povO96u+mwTbs4lIux0CCOb5esQZ2uNGgxI73iqqCBFQ3lROV2f96EWq zXmykB4NOw+6miBS/U+Z9k4iUJmuYWPjzbUjA80yJK/Oou8fSGBinl5ZYygtLaeVnGou NC0h02ueLSKs2xDBDI1OPZ98p7YQB9CVLuv0q23ZbPatUseJdEZU3gqVIYqhrV+3TzDO xhEw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=Y6wTTjitpIEx7D29NhFb8q16C09ZyDjqwhQ2SZBTEKg=; b=TgFaMOU3uwL5hs9cydqD3Ib2ck28h4t0mkRds/DEA3DaetaSQVWFqxccOi6GiGm5+c DGwKMYVbuzvKwdPkaWWzGV1+0Cmj1fityiVezuYffHH+t07HRX8yoenEfOAKIcD6R/xW B6zjPr3akcnIVLyWcVCS+DE8R6pUYZj3Gx24qe8JAQQP6wqO9BawS8bSj6nGMVyTTjn8 5jENA25wL8gYo2St4S9e7/02dZbnNVSI0WQHEcHbm5exf+EbMYVyEn3zKKWd9Wua8iTG Pe5mxd+ZjkES2lBnmO7G4UwCkggQG4TpLlRLjjsFA67kAxaxIcTBmrQr0wbx7Q5qLbpw BMag== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id c24-20020a637258000000b00534e68cc8f4si7427624pgn.27.2023.06.06.09.08.23; Tue, 06 Jun 2023 09:08:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237979AbjFFPgQ (ORCPT + 99 others); Tue, 6 Jun 2023 11:36:16 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55866 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237693AbjFFPgN (ORCPT ); Tue, 6 Jun 2023 11:36:13 -0400 Received: from finn.localdomain (finn.gateworks.com [108.161.129.64]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BB0D710F4; Tue, 6 Jun 2023 08:36:04 -0700 (PDT) Received: from 068-189-091-139.biz.spectrum.com ([68.189.91.139] helo=tharvey.pdc.gateworks.com) by finn.localdomain with esmtp (Exim 4.93) (envelope-from ) id 1q6Yiv-0067o3-6V; Tue, 06 Jun 2023 15:35:53 +0000 From: Tim Harvey To: linux-arm-kernel@lists.infradead.org Cc: Rob Herring , Krzysztof Kozlowski , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Li Yang , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Tim Harvey Subject: [PATCH] arm64: dts: imx8m{m,n}-venice-gw7902: add SDR50/SDR104 SDIO support for wifi Date: Tue, 6 Jun 2023 08:35:50 -0700 Message-Id: <20230606153550.1449000-1-tharvey@gateworks.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The GW7902 has a Murata LBEE5H 802.11abgnac / BT5 module based on the Cypress CYW43455 which supports SDR50/SDR104. Add dt pinctrl for the 100mhz and 200mhz states to support SDR50/SDR104. While at it add the dt node for the CYW43455 wifi. Signed-off-by: Tim Harvey --- .../dts/freescale/imx8mm-venice-gw7902.dts | 33 ++++++++++++++++++- .../dts/freescale/imx8mn-venice-gw7902.dts | 33 ++++++++++++++++++- 2 files changed, 64 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts index c33ec6826d32..1ae9c72705cc 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts @@ -714,12 +714,21 @@ &usbotg2 { /* SDIO WiFi */ &usdhc2 { - pinctrl-names = "default"; + pinctrl-names = "default", "state_100mhz", "state_200mhz"; pinctrl-0 = <&pinctrl_usdhc2>; + pinctrl-1 = <&pinctrl_usdhc2_100mhz>; + pinctrl-2 = <&pinctrl_usdhc2_200mhz>; bus-width = <4>; non-removable; vmmc-supply = <®_wifi>; + #address-cells = <1>; + #size-cells = <0>; status = "okay"; + + wifi@0 { + compatible = "brcm,bcm43455-fmac"; + reg = <0>; + }; }; /* eMMC */ @@ -992,6 +1001,28 @@ MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0 >; }; + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins = < + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x194 + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4 + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4 + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4 + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4 + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4 + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins = < + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x196 + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6 + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6 + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6 + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6 + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6 + >; + }; + pinctrl_usdhc3: usdhc3grp { fsl,pins = < MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x190 diff --git a/arch/arm64/boot/dts/freescale/imx8mn-venice-gw7902.dts b/arch/arm64/boot/dts/freescale/imx8mn-venice-gw7902.dts index 7c12518dbc96..f80217e8df99 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn-venice-gw7902.dts +++ b/arch/arm64/boot/dts/freescale/imx8mn-venice-gw7902.dts @@ -667,12 +667,21 @@ &usbotg1 { /* SDIO WiFi */ &usdhc2 { - pinctrl-names = "default"; + pinctrl-names = "default", "state_100mhz", "state_200mhz"; pinctrl-0 = <&pinctrl_usdhc2>; + pinctrl-1 = <&pinctrl_usdhc2_100mhz>; + pinctrl-2 = <&pinctrl_usdhc2_200mhz>; bus-width = <4>; non-removable; vmmc-supply = <®_wifi>; + #address-cells = <1>; + #size-cells = <0>; status = "okay"; + + wifi@0 { + compatible = "brcm,bcm43455-fmac"; + reg = <0>; + }; }; /* eMMC */ @@ -923,6 +932,28 @@ MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0 >; }; + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins = < + MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK 0x194 + MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4 + MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4 + MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4 + MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4 + MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4 + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins = < + MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK 0x196 + MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6 + MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6 + MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6 + MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6 + MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6 + >; + }; + pinctrl_usdhc3: usdhc3grp { fsl,pins = < MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK 0x190 -- 2.25.1