Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp360226rwd; Thu, 8 Jun 2023 01:31:51 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7+G9CoIekrz4gSbl/5H0OchWw09I/uEpTEavKpOl3DE/RX1KagKAYULgMsT99AgbUzQJNg X-Received: by 2002:a17:903:41cf:b0:1ac:5b6b:df4c with SMTP id u15-20020a17090341cf00b001ac5b6bdf4cmr7559298ple.69.1686213111024; Thu, 08 Jun 2023 01:31:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686213111; cv=none; d=google.com; s=arc-20160816; b=M4/xp0Ix4jLkYQ8/c1yJg3Ru7+g42ha+7/W0p5Q8z+VwcdU+jil3rtfpD3/u7Ozsta 7WreM0D+kG3pKwCA/gLZHM/NkaV9iE3Que1EmitUKX+ALfhF9pirGCSHAcCGUxeCOuo1 tnO+BB2TmrQ+Q1BJDMJjbQwMtZf5i1WWmKDpDwdi95843yQi+dHJEm7T59fj4Q0JMgb1 QZf+aOVp/rjruWMDm2M5RS9i9bJeiLNRjBt8IytgBjrkf1KygB9hi78/zXHiNqDPnyi5 qh30k6maSgGd4xVLhrAEyvcgYMKOuD8IK9dgEk6VD2H+xDV2Npd7wFa1fxhIGl8qjAOB FkFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=71nsxbiFJ8eEUlSn18lZCw+0lNtNhOWO86PWtsaKTQc=; b=k5zdAYFru/7YyfzCXf3q0Iz1lrDiW0xRW6s+SAaXpXLb6RMqijhl/Ifx9VLO/7kMrq iSsZTqRtdnoZPH4isJJnxBUybWpTrrLr0vlD+gGKqufblwq6vjiBvDGzIgogPl5uBU3g bYu1TMAe/vOAUbDX5D4mpplIZTFKlBlaiqnKTNxv1nOPBZuExSAwaJfqgcH9iX8RTTFz d7b6HhprAqBVV34fV+hrW8lHQ7Q/pj4MCDpEVK6PUf229p8vKW/fxz+jBmr3Z3WlZ/+j VCNbDOxBnBdlp1VUREwNGq9gRKzZmhFhqUCXzkK0icDEZK6DLIIiymnsHsoEpkkF7lsV rIDw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=m403HCi5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e16-20020a17090301d000b001b0424c4f88si143594plh.182.2023.06.08.01.31.36; Thu, 08 Jun 2023 01:31:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=m403HCi5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234064AbjFHIGq (ORCPT + 99 others); Thu, 8 Jun 2023 04:06:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53494 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230183AbjFHIGo (ORCPT ); Thu, 8 Jun 2023 04:06:44 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 564991FFE; Thu, 8 Jun 2023 01:06:43 -0700 (PDT) Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3585PP0C015193; Thu, 8 Jun 2023 08:06:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=date : from : to : cc : subject : message-id : references : mime-version : content-type : in-reply-to; s=qcppdkim1; bh=71nsxbiFJ8eEUlSn18lZCw+0lNtNhOWO86PWtsaKTQc=; b=m403HCi5JxuMkYey4T8k3oNXIIKs4j2oLG/12C/Oivq/sv49uxhz8yp6KSp9F/NPxzvr 9N5tcH7n1qkGt3IbPVHbF/UvT/7agMvLNa1rYNzN69N10B1EeH4EfIwFmUirULS9kRbh meFSrUTKC6uDuFCSLJcXESXTMHRROc93+o9OSFZ9m3ViPn47PUYWPdOnT1bjS1lZXbTx m9PGqs5nvmCpZs8gpumiE+GdP0XKV3DP+oTvAs2mugaRqan8KxETqSQ/EVvUQ/yl0tYy hY08K7JpIRpnKA96SP1OLr53yiEI5flpzqKScI2NAHgagQJZp9WUw2r01Oupe3sIRLhO JQ== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3r33uygq4y-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 08 Jun 2023 08:06:36 +0000 Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 35886Z9G030550 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 8 Jun 2023 08:06:35 GMT Received: from varda-linux.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Thu, 8 Jun 2023 01:06:30 -0700 Date: Thu, 8 Jun 2023 13:36:26 +0530 From: Varadarajan Narayanan To: Dmitry Baryshkov CC: , , , , , , , , , , , , , , Subject: Re: [PATCH v12 3/5] arm64: dts: qcom: ipq9574: Add USB related nodes Message-ID: <20230608080625.GA16505@varda-linux.qualcomm.com> References: <5a14d113e90c85777d1c01af38a85f40d35519e0.1686045347.git.quic_varada@quicinc.com> <2cd479f4-e7bc-fe0a-02aa-3429712ffbd1@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: <2cd479f4-e7bc-fe0a-02aa-3429712ffbd1@linaro.org> User-Agent: Mutt/1.5.24 (2015-08-30) X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: rjXwTsOdRss9RLyu7JxjL2Qd-nzOSBHJ X-Proofpoint-ORIG-GUID: rjXwTsOdRss9RLyu7JxjL2Qd-nzOSBHJ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26 definitions=2023-06-08_04,2023-06-07_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 mlxlogscore=999 priorityscore=1501 impostorscore=0 mlxscore=0 bulkscore=0 malwarescore=0 suspectscore=0 clxscore=1015 phishscore=0 lowpriorityscore=0 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2305260000 definitions=main-2306080068 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jun 07, 2023 at 02:07:31PM +0300, Dmitry Baryshkov wrote: > On 07/06/2023 13:48, Varadarajan Narayanan wrote: > >Add USB phy and controller related nodes > > > >SS PHY need two supplies and HS PHY needs three supplies. 0.925V > >and 3.3V are from fixed regulators and 1.8V is generated from > >PMIC's LDO > > > >Reviewed-by: Dmitry Baryshkov > >Signed-off-by: Varadarajan Narayanan > >--- > > Changes in v12: > > - Rebase > > Changes in v11: > > - Rename dwc_0 -> usb_0_dwc3 > > Changes in v10: > > - Fix regulator definitions > > Changes in v8: > > - Change clocks order to match the bindings > > Changes in v7: > > - Change com_aux -> cfg_ahb > > Changes in v6: > > - Introduce fixed regulators for the phy > > - Resolved all 'make dtbs_check' messages > > > > Changes in v5: > > - Fix additional comments > > - Edit nodes to match with qcom,sc8280xp-qmp-usb3-uni-phy.yaml > > - 'make dtbs_check' giving the following messages since > > ipq9574 doesn't have power domains. Hope this is ok > > > > /local/mnt/workspace/varada/varda-linux/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dtb: phy@7d000: 'power-domains' is a required property > > From schema: /local/mnt/workspace/varada/varda-linux/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb3-uni-phy.yaml > > /local/mnt/workspace/varada/varda-linux/arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dtb: usb@8a00000: 'power-domains' is a required property > > From schema: /local/mnt/workspace/varada/varda-linux/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml > > > > Changes in v4: > > - Use newer bindings without subnodes > > - Fix coding style issues > > > > Changes in v3: > > - Insert the nodes at proper location > > > > Changes in v2: > > - Fixed issues flagged by Krzysztof > > - Fix issues reported by make dtbs_check > > - Remove NOC related clocks (to be added with proper > > interconnect support) > >--- > > arch/arm64/boot/dts/qcom/ipq9574.dtsi | 104 ++++++++++++++++++++++++++++++++++ > > 1 file changed, 104 insertions(+) > > > >diff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi > >index 0baeb10..8f7c59e 100644 > >--- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi > >+++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi > >@@ -94,6 +94,24 @@ > > }; > > }; > >+ fixed_3p3: s3300 { > >+ compatible = "regulator-fixed"; > >+ regulator-min-microvolt = <3300000>; > >+ regulator-max-microvolt = <3300000>; > >+ regulator-boot-on; > >+ regulator-always-on; > >+ regulator-name = "fixed_3p3"; > >+ }; > >+ > >+ fixed_0p925: s0925 { > >+ compatible = "regulator-fixed"; > >+ regulator-min-microvolt = <925000>; > >+ regulator-max-microvolt = <925000>; > >+ regulator-boot-on; > >+ regulator-always-on; > >+ regulator-name = "fixed_0p925"; > >+ }; > >+ > > These regulators are provided by the board, not by the SoC itself. As such > they should go to the board DT files. Please excuse me for not noticing this > during earlier review stage. I was too concentrated on not making them > non-USB-specific. Will move it to board dts. Thanks Varada > > memory@40000000 { > > device_type = "memory"; > > /* We expect the bootloader to fill in the size */ > >@@ -465,6 +483,92 @@ > > status = "disabled"; > > }; > >+ usb_0_qusbphy: phy@7b000 { > >+ compatible = "qcom,ipq9574-qusb2-phy"; > >+ reg = <0x0007b000 0x180>; > >+ #phy-cells = <0>; > >+ > >+ clocks = <&gcc GCC_USB0_PHY_CFG_AHB_CLK>, > >+ <&xo_board_clk>; > >+ clock-names = "cfg_ahb", > >+ "ref"; > >+ > >+ resets = <&gcc GCC_QUSB2_0_PHY_BCR>; > >+ status = "disabled"; > >+ }; > >+ > >+ usb_0_qmpphy: phy@7d000 { > >+ compatible = "qcom,ipq9574-qmp-usb3-phy"; > >+ reg = <0x0007d000 0xa00>; > >+ #phy-cells = <0>; > >+ > >+ clocks = <&gcc GCC_USB0_AUX_CLK>, > >+ <&xo_board_clk>, > >+ <&gcc GCC_USB0_PHY_CFG_AHB_CLK>, > >+ <&gcc GCC_USB0_PIPE_CLK>; > >+ clock-names = "aux", > >+ "ref", > >+ "cfg_ahb", > >+ "pipe"; > >+ > >+ resets = <&gcc GCC_USB0_PHY_BCR>, > >+ <&gcc GCC_USB3PHY_0_PHY_BCR>; > >+ reset-names = "phy", > >+ "phy_phy"; > >+ > >+ status = "disabled"; > >+ > >+ #clock-cells = <0>; > >+ clock-output-names = "usb0_pipe_clk"; > >+ }; > >+ > >+ usb3: usb@8af8800 { > >+ compatible = "qcom,ipq9574-dwc3", "qcom,dwc3"; > >+ reg = <0x08af8800 0x400>; > >+ #address-cells = <1>; > >+ #size-cells = <1>; > >+ ranges; > >+ > >+ clocks = <&gcc GCC_SNOC_USB_CLK>, > >+ <&gcc GCC_USB0_MASTER_CLK>, > >+ <&gcc GCC_ANOC_USB_AXI_CLK>, > >+ <&gcc GCC_USB0_SLEEP_CLK>, > >+ <&gcc GCC_USB0_MOCK_UTMI_CLK>; > >+ > >+ clock-names = "cfg_noc", > >+ "core", > >+ "iface", > >+ "sleep", > >+ "mock_utmi"; > >+ > >+ assigned-clocks = <&gcc GCC_USB0_MASTER_CLK>, > >+ <&gcc GCC_USB0_MOCK_UTMI_CLK>; > >+ assigned-clock-rates = <200000000>, > >+ <24000000>; > >+ > >+ interrupts-extended = <&intc GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>; > >+ interrupt-names = "pwr_event"; > >+ > >+ resets = <&gcc GCC_USB_BCR>; > >+ status = "disabled"; > >+ > >+ usb_0_dwc3: usb@8a00000 { > >+ compatible = "snps,dwc3"; > >+ reg = <0x8a00000 0xcd00>; > >+ clocks = <&gcc GCC_USB0_MOCK_UTMI_CLK>; > >+ clock-names = "ref"; > >+ interrupts = ; > >+ phys = <&usb_0_qusbphy>, <&usb_0_qmpphy>; > >+ phy-names = "usb2-phy", "usb3-phy"; > >+ tx-fifo-resize; > >+ snps,is-utmi-l1-suspend; > >+ snps,hird-threshold = /bits/ 8 <0x0>; > >+ snps,dis_u2_susphy_quirk; > >+ snps,dis_u3_susphy_quirk; > >+ dr_mode = "host"; > >+ }; > >+ }; > >+ > > intc: interrupt-controller@b000000 { > > compatible = "qcom,msm-qgic2"; > > reg = <0x0b000000 0x1000>, /* GICD */ > > -- > With best wishes > Dmitry >