Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp1710354rwd; Fri, 9 Jun 2023 00:38:49 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5PNCkA28vR6+iAByt35a0S+IfcTnNbYouVtlY8y1OcZ7JBFnvQ69RbqPEEH5aZjRCJmW2j X-Received: by 2002:a05:6a20:8e05:b0:10c:1b38:c89d with SMTP id y5-20020a056a208e0500b0010c1b38c89dmr519191pzj.2.1686296329593; Fri, 09 Jun 2023 00:38:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686296329; cv=none; d=google.com; s=arc-20160816; b=b+oz4ZPAALLqM/chcnaEEqjqtVR0fy07iPLoXeiiiLh2OZCWbihI+qlb4dfUVcIo9i n/B1lf0v+25l8WNl0k9ThmZN2t6n7z1zFD++z3DFxX2TlkC25/dzOe53D9GIJPjU0Bvf SNyWx7nW2PTBHMhSj5HwJ+OegdWlYaP5Q3yFoZ4SoQQv9JtmPKc/S2t5cRDHIrEKvhc1 avbfgUJ0EGPTsB5qJiApN7djMtSJ5BFsy/onJNJsoWg2nMMPSv82VLz7bCOSh+wMkwSJ 3/R+IJV77Zo1SY6JWPO8hgk1To0z4ccVxxI9ZgEQndVLpMRFpuFQ59tB/HbzAgcOksRB qzEA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=JFvJp9MKPzIyi6S8BZNnG0J1ZKcj9eDruvsl3ndG+x4=; b=StZ4vSAZjr3WcuqWvcDmu92lCfpswN/Ts6u5ZQ4JP3uC/0eose4Jpzrr4KpUew2UR8 avS6iZ8CtqkQ6QP8+LoftA54Uc22JkpEohWlSLtd2vlZsM9MxSW1/mtcUd64tNEJY5Qi 3fZkx4jO5Dzl2d4tdpWvI+4mXd5714RJCl0Mlj56/DX9CUVMD9W+JTSjsIDypTRsXptt x5Gm7T+Ne/W2QLtRZ4HvXESTCgqCgwRNEj601OODZUFz4lEH7yBHrQ5rVIvitprATBYU KuO7Tefa2Zyu0TSoCMXfq3DNEYex01XeAsX25/NqkyBZVrU3U7ielQz4ulIeg+ee7KbT lgJg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=W3zHlgeC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i16-20020a17090332d000b001b1f984784fsi2322938plr.476.2023.06.09.00.38.15; Fri, 09 Jun 2023 00:38:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=W3zHlgeC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237812AbjFIHaS (ORCPT + 99 others); Fri, 9 Jun 2023 03:30:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43824 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238740AbjFIH3s (ORCPT ); Fri, 9 Jun 2023 03:29:48 -0400 Received: from mail-pf1-x42f.google.com (mail-pf1-x42f.google.com [IPv6:2607:f8b0:4864:20::42f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C7D3130E7 for ; Fri, 9 Jun 2023 00:29:18 -0700 (PDT) Received: by mail-pf1-x42f.google.com with SMTP id d2e1a72fcca58-65055aa4ed7so1187065b3a.3 for ; Fri, 09 Jun 2023 00:29:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1686295758; x=1688887758; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=JFvJp9MKPzIyi6S8BZNnG0J1ZKcj9eDruvsl3ndG+x4=; b=W3zHlgeCteyA5/h7T/zT/CEDMd7tW5H1gmub4yPa84VsY/FzktFNe2sABDAQkpwRh0 dCEdP3yZh7fS/tDIWFkE7o4AW0BOH42bT+87wVmCL/w3I5l+YCEFHsGT6xLrpxx9y5ER i36Xt6lDg1HlB7E1sBMMx5SDeC4cqleCVRlMM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1686295758; x=1688887758; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JFvJp9MKPzIyi6S8BZNnG0J1ZKcj9eDruvsl3ndG+x4=; b=fEOIDTELZZlTkQrDjuQj7Eu67LlRuEq2DwOxDf3IW7L80D4E/SuWIH+QywJCyi1jBW j2MzAa82kmT+3R52AblonDWP+7inq24F615XLZDEEyOtt1wJODMC4exIgTPYfiFmYiJU g4ymyKH/bDGhhGHLTad89V3oe+U7eRmUoSaV5TcTVnXs27Fl3mU3Wq7Hze2tIWfnMwm3 zQQJz7BncHeqJl/XRgIr6jXlY1Jy/tGXCHpX/R4UbwTzHdbeQXBznEfN0EIUy4SC4LKF zomNRyj3r2oV8WA4KJE2qV+eQMcxlOnA4LoahJSlofvh18KU1W0uvixmSpU1i7585lZS xRCA== X-Gm-Message-State: AC+VfDz/TDuI/z351iwFP3UXvUyvF+bqNpk/xdS7BT3rXRvDmFSohbB6 WhIC1VJlEnZ6TDC3AH/y1dB7qg== X-Received: by 2002:a05:6a00:24d6:b0:646:59e4:94eb with SMTP id d22-20020a056a0024d600b0064659e494ebmr445628pfv.15.1686295758318; Fri, 09 Jun 2023 00:29:18 -0700 (PDT) Received: from wenstp920.tpe.corp.google.com ([2401:fa00:1:10:c2ea:d8e4:1fe8:21f0]) by smtp.gmail.com with ESMTPSA id y9-20020a655a09000000b005287a0560c9sm2160283pgs.1.2023.06.09.00.29.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 Jun 2023 00:29:18 -0700 (PDT) From: Chen-Yu Tsai To: Matthias Brugger , AngeloGioacchino Del Regno Cc: Chen-Yu Tsai , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Rob Herring , Krzysztof Kozlowski , Conor Dooley Subject: [PATCH v2 3/4] arm64: dts: mediatek: mt8186: Add GPU speed bin NVMEM cells Date: Fri, 9 Jun 2023 15:29:04 +0800 Message-ID: <20230609072906.2784594-4-wenst@chromium.org> X-Mailer: git-send-email 2.41.0.162.gfafddb0af9-goog In-Reply-To: <20230609072906.2784594-1-wenst@chromium.org> References: <20230609072906.2784594-1-wenst@chromium.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On the MT8186, the chip is binned for different GPU voltages at the highest OPPs. The binning value is stored in the efuse. Add the NVMEM cell, and tie it to the GPU. Signed-off-by: Chen-Yu Tsai Reviewed-by: AngeloGioacchino Del Regno --- arch/arm64/boot/dts/mediatek/mt8186.dtsi | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8186.dtsi b/arch/arm64/boot/dts/mediatek/mt8186.dtsi index e2becf2fe79f..3762a70ccafb 100644 --- a/arch/arm64/boot/dts/mediatek/mt8186.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8186.dtsi @@ -1519,6 +1519,11 @@ efuse: efuse@11cb0000 { reg = <0 0x11cb0000 0 0x1000>; #address-cells = <1>; #size-cells = <1>; + + gpu_speedbin: gpu-speed-bin@59c { + reg = <0x59c 0x4>; + bits = <0 3>; + }; }; mipi_tx0: dsi-phy@11cc0000 { @@ -1551,6 +1556,8 @@ gpu: gpu@13040000 { <&spm MT8186_POWER_DOMAIN_MFG3>; power-domain-names = "core0", "core1"; #cooling-cells = <2>; + nvmem-cells = <&gpu_speedbin>; + nvmem-cell-names = "speed-bin"; status = "disabled"; }; -- 2.41.0.162.gfafddb0af9-goog