Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp2544591rwd; Fri, 9 Jun 2023 12:56:56 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7OlUPLO8HUeabvCWVOq4oVuJFTui7r4a1u1UdIUWrmLGZtXb6NlfMJe7NNuYWkF9dqgbdY X-Received: by 2002:a05:6a20:3d95:b0:10c:ef7d:b0ca with SMTP id s21-20020a056a203d9500b0010cef7db0camr1805146pzi.15.1686340616484; Fri, 09 Jun 2023 12:56:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686340616; cv=none; d=google.com; s=arc-20160816; b=Tpkx7bNhUvD9XV26tNxeNrIovq7HqBPL4S2/Pm8WqpWEZ7nVXOi5ZafjSxBW/OutDf b3N84MwgLrbLZWuargVY7VP+5sQs4hUzxa9qRS+DCW7cIm7/AXMqYDKrZNm+nqjNV6e9 r5Q7Kek9NVcBK1EqnWWKeRwqSbci5ffyu05kG0eai0khJM20LiU6w+twMQet8XrWOjHA RnChZIKj/Mf/iZHU7z41pspjJg2STVeAeUkFbdyRrqQ6e8XkNzcGSfia63h7FOJKn/xe G9SWV5BBbSSjtHrIUIJAqjXLoWZDPeiIM/sYhOqFZJDmNoMi4CjECn+PpHE9RZg+qvBG bNPw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=98WlnsUJX4KudmPs203cJ1a57ZUAZBe1PeQCPXPYpDM=; b=dJLqL9SwLTHsYrsuQYw5QDkcJjTFfi9C5VdkG1KZs0/XKvffxoPcPjXoZUDihGV32I xyyfRFSuyIyn8C/WVXgeXh6sjTZmchG3cDMQmanMyZaGUzdSHpUNmfjy6Ntd3GbOIgE3 fUoD/0Jf2V0bKBgIXrlxEE9A70ddIuI4pXut5dMDHsJio1U95bSLaFKzjyEWS+eCMK3B hfWm8zyLUnwrOFb7slA3feTr0l+LRT60N9jQnoNzdrl+ttpKPG1mfudsv3GkA+Q3xH9k tHCTVTFg3TcLJZYNDme/uLil4G9pcUvmrKNOzUduKqjRLiZ5F0uDGPlskLtg9IPdA2AL 9CWw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@broadcom.com header.s=google header.b=IsQmCMqt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=broadcom.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h187-20020a636cc4000000b0054033bf35easi3127374pgc.269.2023.06.09.12.56.42; Fri, 09 Jun 2023 12:56:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@broadcom.com header.s=google header.b=IsQmCMqt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=broadcom.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230041AbjFITQe (ORCPT + 99 others); Fri, 9 Jun 2023 15:16:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37522 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229900AbjFITQd (ORCPT ); Fri, 9 Jun 2023 15:16:33 -0400 Received: from mail-pg1-x52e.google.com (mail-pg1-x52e.google.com [IPv6:2607:f8b0:4864:20::52e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 62805E62 for ; Fri, 9 Jun 2023 12:16:30 -0700 (PDT) Received: by mail-pg1-x52e.google.com with SMTP id 41be03b00d2f7-543b17343baso867392a12.0 for ; Fri, 09 Jun 2023 12:16:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=broadcom.com; s=google; t=1686338190; x=1688930190; h=in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:from:to:cc:subject:date:message-id:reply-to; bh=98WlnsUJX4KudmPs203cJ1a57ZUAZBe1PeQCPXPYpDM=; b=IsQmCMqtLhp+IcPFEz/ixtOSvzayS/kg1GmsSll+ybp1JyDDBsZu27/foBiXgyWnkE YETWaHr7m5fNEYeIIIy1nR01liPgR734bLxV/YApyy8n7x6ZaKE7DDO9Szj4ir6uRVNP sHQaMB4vlRX0pLs7gioc64oOLpjPhWk1m1fRU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1686338190; x=1688930190; h=in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=98WlnsUJX4KudmPs203cJ1a57ZUAZBe1PeQCPXPYpDM=; b=Vt3uRxK4g6p7qRL0YAqjyDeDGc3fOjL839Dzv8jnQQx39nr074Kf6picnUm7PfUAZi npcJRqshsUrYZi/HGma7AaMw+2QzsZvMNMqQkq6uFHbdjJvWX66NIVSp77UvlgmZ9XvI tXYJ0/9C1M3TAQsnC9gCBKmiNnS9FaSFTOhiIzmp9R2Ed6wJONMbe7nhVU4R/FX0zxMl y64FkNcDIwcLX1kN7VrdBWX945ZHvL2GnuTfLwCqparG0D2WThZEIQjRI3cQMebDuJcX H5wb9EMndVbChFZ16Lv5TZLjzKtXRw3WEfyY6SZPkLUz7xniUNLWiAZ80qIZZ4TIUs1K V1iw== X-Gm-Message-State: AC+VfDzbQ3MFGQL/esWZu4rmb4SH2IW6ewgVx+mG6R4QMuV7+CC6hUCH 5v1InCIpACGIisdjvCu3s55fsA== X-Received: by 2002:a17:902:b685:b0:1b1:a2c1:570e with SMTP id c5-20020a170902b68500b001b1a2c1570emr1331264pls.69.1686338189711; Fri, 09 Jun 2023 12:16:29 -0700 (PDT) Received: from bcacpedev-irv-3.lvn.broadcom.net ([192.19.161.250]) by smtp.gmail.com with ESMTPSA id u7-20020a170902e80700b001b25e9a76f4sm3609177plg.274.2023.06.09.12.16.27 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Fri, 09 Jun 2023 12:16:28 -0700 (PDT) Subject: Re: [PATCH 10/12] mtd: rawnand: brcmnand: Add BCMBCA read data bus interface To: Miquel Raynal Cc: Broadcom Kernel List , Linux MTD List , f.fainelli@gmail.com, rafal@milecki.pl, kursad.oney@broadcom.com, joel.peshkin@broadcom.com, computersforpeace@gmail.com, anand.gore@broadcom.com, dregan@mail.com, kamal.dasu@broadcom.com, tomer.yacoby@broadcom.com, dan.beygelman@broadcom.com, linux-kernel@vger.kernel.org, Vignesh Raghavendra , Richard Weinberger , Kamal Dasu , linux-arm-kernel@lists.infradead.org References: <20230606231252.94838-1-william.zhang@broadcom.com> <20230606231252.94838-11-william.zhang@broadcom.com> <20230607102232.17c4a27b@xps-13> <7b393f47-4053-a8c7-f32e-3881d8130d80@broadcom.com> <20230608081821.1de5a50b@xps-13> <4ab08e3e-3be4-8b8b-6eb8-03a62337f46f@broadcom.com> <20230609103544.0f00f799@xps-13> From: William Zhang Message-ID: <3d3b471b-c555-ee1c-96d6-c04d76979e76@broadcom.com> Date: Fri, 9 Jun 2023 12:16:27 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.4.0 MIME-Version: 1.0 In-Reply-To: <20230609103544.0f00f799@xps-13> Content-Type: multipart/signed; protocol="application/pkcs7-signature"; micalg=sha-256; boundary="000000000000cb70a205fdb734e0" X-Spam-Status: No, score=1.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A, RCVD_IN_DNSWL_NONE,RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_NONE, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.6 X-Spam-Level: * X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --000000000000cb70a205fdb734e0 Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 8bit Hi Miquel, On 06/09/2023 01:35 AM, Miquel Raynal wrote: > Hi William, > > william.zhang@broadcom.com wrote on Thu, 8 Jun 2023 12:10:06 -0700: > >> On 06/07/2023 11:18 PM, Miquel Raynal wrote: >>> Hi William, >>> >>> william.zhang@broadcom.com wrote on Wed, 7 Jun 2023 13:24:23 -0700: >>> >>>> Hi Miquel, >>>> >>>> On 06/07/2023 01:22 AM, Miquel Raynal wrote: >>>>> Hi William, >>>>> >>>>> william.zhang@broadcom.com wrote on Tue, 6 Jun 2023 16:12:50 -0700: >>>>> >>>> The BCMBCA broadband SoC integrates the NAND controller differently than >>>>>> STB, iProc and other SoCs. It has different endianness for NAND cache >>>>>> data and ONFI parameter data. >>>>>> >>>>>> Add a SoC read data bus shim for BCMBCA to meet the specific SoC need >>>>>> and performance improvement using the optimized memcpy function on NAND >>>>>> cache memory. >>>>>> >>>>>> Signed-off-by: William Zhang >>>>>> --- >>>>>> >>>>>> drivers/mtd/nand/raw/brcmnand/bcmbca_nand.c | 36 +++++++++++++++++ >>>>>> drivers/mtd/nand/raw/brcmnand/brcmnand.c | 44 ++++++++++++++------- >>>>>> drivers/mtd/nand/raw/brcmnand/brcmnand.h | 2 + >>>>>> 3 files changed, 68 insertions(+), 14 deletions(-) >>>>>> >>>>>> diff --git a/drivers/mtd/nand/raw/brcmnand/bcmbca_nand.c b/drivers/mtd/nand/raw/brcmnand/bcmbca_nand.c >>>>>> index 7e48b6a0bfa2..899103a62c98 100644 >>>>>> --- a/drivers/mtd/nand/raw/brcmnand/bcmbca_nand.c >>>>>> +++ b/drivers/mtd/nand/raw/brcmnand/bcmbca_nand.c >>>>>> @@ -26,6 +26,18 @@ enum { >>>>>> BCMBCA_CTLRDY = BIT(4), >>>>>> }; >>>>>> >> +#if defined(CONFIG_ARM64) >>>>>> +#define ALIGN_REQ 8 >>>>>> +#else >>>>>> +#define ALIGN_REQ 4 >>>>>> +#endif >>>>>> + >>>>>> +static inline bool bcmbca_nand_is_buf_aligned(void *flash_cache, void *buffer) >>>>>> +{ >>>>>> + return IS_ALIGNED((uintptr_t)buffer, ALIGN_REQ) && >>>>>> + IS_ALIGNED((uintptr_t)flash_cache, ALIGN_REQ); >>>>>> +} >>>>>> + >>>>>> static bool bcmbca_nand_intc_ack(struct brcmnand_soc *soc) >>>>>> { >>>>>> struct bcmbca_nand_soc *priv = >>>>>> @@ -56,6 +68,29 @@ static void bcmbca_nand_intc_set(struct brcmnand_soc *soc, bool en) >>>>>> brcmnand_writel(val, mmio); >>>>>> } >>>>>> >> +static void bcmbca_read_data_bus(struct brcmnand_soc *soc, >>>>>> + void __iomem *flash_cache, u32 *buffer, >>>>>> + int fc_words, bool is_param) >>>>>> +{ >>>>>> + int i; >>>>>> + >>>>>> + if (!is_param) { >>>>>> + /* >>>>>> + * memcpy can do unaligned aligned access depending on source >>>>>> + * and dest address, which is incompatible with nand cache. Fallback >>>>>> + * to the memcpy for io version >>>>>> + */ >>>>>> + if (bcmbca_nand_is_buf_aligned(flash_cache, buffer)) >>>>>> + memcpy((void *)buffer, (void *)flash_cache, fc_words * 4); >>>>>> + else >>>>>> + memcpy_fromio((void *)buffer, (void *)flash_cache, fc_words * 4); >>>>>> + } else { >>>>>> + /* Flash cache has same endian as the host for parameter pages */ >>>>>> + for (i = 0; i < fc_words; i++, buffer++) >>>>>> + *buffer = __raw_readl(flash_cache + i * 4); >>>>>> + } >>>>>> +} >>>>>> + >>>>>> static int bcmbca_nand_probe(struct platform_device *pdev) >>>>>> { >>>>>> struct device *dev = &pdev->dev; >>>>>> @@ -75,6 +110,7 @@ static int bcmbca_nand_probe(struct platform_device *pdev) >>>>>> >> soc->ctlrdy_ack = bcmbca_nand_intc_ack; >>>>>> soc->ctlrdy_set_enabled = bcmbca_nand_intc_set; >>>>>> + soc->read_data_bus = bcmbca_read_data_bus; >>>>>> >> return brcmnand_probe(pdev, soc); >>>>>> } >>>>>> diff --git a/drivers/mtd/nand/raw/brcmnand/brcmnand.c b/drivers/mtd/nand/raw/brcmnand/brcmnand.c >>>>>> index d920e88c7f5b..656be4d73016 100644 >>>>>> --- a/drivers/mtd/nand/raw/brcmnand/brcmnand.c >>>>>> +++ b/drivers/mtd/nand/raw/brcmnand/brcmnand.c >>>>>> @@ -814,6 +814,30 @@ static inline u32 edu_readl(struct brcmnand_controller *ctrl, >>>>>> return brcmnand_readl(ctrl->edu_base + offs); >>>>>> } >>>>>> >> +static inline void brcmnand_read_data_bus(struct brcmnand_controller *ctrl, >>>>>> + void __iomem *flash_cache, u32 *buffer, >>>>>> + int fc_words, bool is_param) >>>>>> +{ >>>>>> + struct brcmnand_soc *soc = ctrl->soc; >>>>>> + int i; >>>>>> + >>>>>> + if (soc->read_data_bus) { >>>>>> + soc->read_data_bus(soc, flash_cache, buffer, fc_words, is_param); >>>>>> + } else { >>>>>> + if (!is_param) { >>>>>> + for (i = 0; i < fc_words; i++, buffer++) >>>>>> + *buffer = brcmnand_read_fc(ctrl, i); >>>>>> + } else { >>>>>> + for (i = 0; i < fc_words; i++) >>>>>> + /* >>>>>> + * Flash cache is big endian for parameter pages, at >>>>>> + * least on STB SoCs >>>>>> + */ >>>>>> + buffer[i] = be32_to_cpu(brcmnand_read_fc(ctrl, i)); >>>>>> + } >>>>>> + } >>>>> >>>>> Perhaps we could have a single function that is statically assigned at >>>>> probe time instead of a first helper with two conditions which calls in >>>>> one case another hook... This can be simplified I guess. >>>>> >> Well this will need to be done at the SoC specific implementation level (bcm_nand.c) and each SoC will need to have either general data bus read func with is_param option or data_bus_read_page, data_bus_read_param. >>> >>> You told me in case we would use exec_op we could avoid the param >>> cache. If that's true then the whole support can be simplified. >>> >> Correct we may possibly unified the parameter data read but exec_op is long shot and we are not fully ready for that yet. It also depends on if the low level data register has endianess difference for the parameter data between difference SoCs. >> >> So I would like to push the current implementation and we can explore the exec_op option late which will be a much big and complete different implementation. > > I am sorry but this series is totally backwards, you're trying to guess > what comes next with the 'is_param' thing, it's exactly what we are > fighting against since 2017. There are plenty of ->exec_op() > conversions out there, I don't believe this one will be harder. You > need to convert the driver to this new API and get rid of this whole > endianness non-sense to simplify a lot the driver. > I am not guessing anything but just factor out the existing common nand cache read logic into the single default function(or one for page read and another for parameter read as I mentioned in another thread) and allow SoC to overrides the implementation when needed. I agree ->exec_op can possibly get rid of the parameter page read function and is the way to go. But it won't help on the page read for endianess. It's not that I am against exec_op but I want to take one step a time and I'd like to get these fixes and support for bcmbca soc first and then work on the exec_op API to minimize the change and reduce the risk. >> >>>> Not sure how much this can be simplified... Or we have default >>>> implementation in brcmnand.c but then there is one condition check >>>> too. Page read is done at 512 bytes burst. One or two conditions >>>> check outside of the per 512 bytes read loop does not sounds too bad >>>> if performance is concern. >>> >>> It is unreadable. That is my main concern. >>> >>>> >>>>>> +} >>>>>> + >>>>>> static void brcmnand_clear_ecc_addr(struct brcmnand_controller *ctrl) >>>>>> { >>>>>> >> @@ -1811,20 +1835,11 @@ static void brcmnand_cmdfunc(struct nand_chip *chip, unsigned command, >>>>>> native_cmd == CMD_PARAMETER_CHANGE_COL) { >>>>>> /* Copy flash cache word-wise */ >>>>>> u32 *flash_cache = (u32 *)ctrl->flash_cache; >>>>>> - int i; >>>>>> >> brcmnand_soc_data_bus_prepare(ctrl->soc, true); >>>>>> >> - /* >>>>>> - * Must cache the FLASH_CACHE now, since changes in >>>>>> - * SECTOR_SIZE_1K may invalidate it >>>>>> - */ >>>>>> - for (i = 0; i < FC_WORDS; i++) >>>>>> - /* >>>>>> - * Flash cache is big endian for parameter pages, at >>>>>> - * least on STB SoCs >>>>>> - */ >>>>>> - flash_cache[i] = be32_to_cpu(brcmnand_read_fc(ctrl, i)); >>>>>> + brcmnand_read_data_bus(ctrl, ctrl->nand_fc, flash_cache, >>>>>> + FC_WORDS, true); >>>>>> >> brcmnand_soc_data_bus_unprepare(ctrl->soc, true); >>>>>> >> @@ -2137,7 +2152,7 @@ static int brcmnand_read_by_pio(struct mtd_info *mtd, struct nand_chip *chip, >>>>>> { >>>>>> struct brcmnand_host *host = nand_get_controller_data(chip); >>>>>> struct brcmnand_controller *ctrl = host->ctrl; >>>>>> - int i, j, ret = 0; >>>>>> + int i, ret = 0; >>>>>> >> brcmnand_clear_ecc_addr(ctrl); >>>>>> >> @@ -2150,8 +2165,9 @@ static int brcmnand_read_by_pio(struct mtd_info *mtd, struct nand_chip *chip, >>>>>> if (likely(buf)) { >>>>>> brcmnand_soc_data_bus_prepare(ctrl->soc, false); >>>>>> >> - for (j = 0; j < FC_WORDS; j++, buf++) >>>>>> - *buf = brcmnand_read_fc(ctrl, j); >>>>>> + brcmnand_read_data_bus(ctrl, ctrl->nand_fc, buf, >>>>>> + FC_WORDS, false); >>>>>> + buf += FC_WORDS; >>>>>> >> brcmnand_soc_data_bus_unprepare(ctrl->soc, false); >>>>>> } >>>>>> diff --git a/drivers/mtd/nand/raw/brcmnand/brcmnand.h b/drivers/mtd/nand/raw/brcmnand/brcmnand.h >>>>>> index f1f93d85f50d..88819bc395f8 100644 >>>>>> --- a/drivers/mtd/nand/raw/brcmnand/brcmnand.h >>>>>> +++ b/drivers/mtd/nand/raw/brcmnand/brcmnand.h >>>>>> @@ -24,6 +24,8 @@ struct brcmnand_soc { >>>>>> void (*ctlrdy_set_enabled)(struct brcmnand_soc *soc, bool en); >>>>>> void (*prepare_data_bus)(struct brcmnand_soc *soc, bool prepare, >>>>>> bool is_param); >>>>>> + void (*read_data_bus)(struct brcmnand_soc *soc, void __iomem *flash_cache, >>>>>> + u32 *buffer, int fc_words, bool is_param); >>>>>> const struct brcmnand_io_ops *ops; >>>>>> }; >>>>>> > > >>>>> Thanks, >>>>> Miquèl >>>>> > > >>> Thanks, >>> Miquèl >>> > > > Thanks, > Miquèl > --000000000000cb70a205fdb734e0 Content-Type: application/pkcs7-signature; name="smime.p7s" Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="smime.p7s" Content-Description: S/MIME Cryptographic Signature MIIQcAYJKoZIhvcNAQcCoIIQYTCCEF0CAQExDzANBglghkgBZQMEAgEFADALBgkqhkiG9w0BBwGg gg3HMIIFDTCCA/WgAwIBAgIQeEqpED+lv77edQixNJMdADANBgkqhkiG9w0BAQsFADBMMSAwHgYD VQQLExdHbG9iYWxTaWduIFJvb3QgQ0EgLSBSMzETMBEGA1UEChMKR2xvYmFsU2lnbjETMBEGA1UE AxMKR2xvYmFsU2lnbjAeFw0yMDA5MTYwMDAwMDBaFw0yODA5MTYwMDAwMDBaMFsxCzAJBgNVBAYT AkJFMRkwFwYDVQQKExBHbG9iYWxTaWduIG52LXNhMTEwLwYDVQQDEyhHbG9iYWxTaWduIEdDQyBS MyBQZXJzb25hbFNpZ24gMiBDQSAyMDIwMIIBIjANBgkqhkiG9w0BAQEFAAOCAQ8AMIIBCgKCAQEA vbCmXCcsbZ/a0fRIQMBxp4gJnnyeneFYpEtNydrZZ+GeKSMdHiDgXD1UnRSIudKo+moQ6YlCOu4t rVWO/EiXfYnK7zeop26ry1RpKtogB7/O115zultAz64ydQYLe+a1e/czkALg3sgTcOOcFZTXk38e aqsXsipoX1vsNurqPtnC27TWsA7pk4uKXscFjkeUE8JZu9BDKaswZygxBOPBQBwrA5+20Wxlk6k1 e6EKaaNaNZUy30q3ArEf30ZDpXyfCtiXnupjSK8WU2cK4qsEtj09JS4+mhi0CTCrCnXAzum3tgcH cHRg0prcSzzEUDQWoFxyuqwiwhHu3sPQNmFOMwIDAQABo4IB2jCCAdYwDgYDVR0PAQH/BAQDAgGG MGAGA1UdJQRZMFcGCCsGAQUFBwMCBggrBgEFBQcDBAYKKwYBBAGCNxQCAgYKKwYBBAGCNwoDBAYJ KwYBBAGCNxUGBgorBgEEAYI3CgMMBggrBgEFBQcDBwYIKwYBBQUHAxEwEgYDVR0TAQH/BAgwBgEB /wIBADAdBgNVHQ4EFgQUljPR5lgXWzR1ioFWZNW+SN6hj88wHwYDVR0jBBgwFoAUj/BLf6guRSSu TVD6Y5qL3uLdG7wwegYIKwYBBQUHAQEEbjBsMC0GCCsGAQUFBzABhiFodHRwOi8vb2NzcC5nbG9i YWxzaWduLmNvbS9yb290cjMwOwYIKwYBBQUHMAKGL2h0dHA6Ly9zZWN1cmUuZ2xvYmFsc2lnbi5j b20vY2FjZXJ0L3Jvb3QtcjMuY3J0MDYGA1UdHwQvMC0wK6ApoCeGJWh0dHA6Ly9jcmwuZ2xvYmFs c2lnbi5jb20vcm9vdC1yMy5jcmwwWgYDVR0gBFMwUTALBgkrBgEEAaAyASgwQgYKKwYBBAGgMgEo CjA0MDIGCCsGAQUFBwIBFiZodHRwczovL3d3dy5nbG9iYWxzaWduLmNvbS9yZXBvc2l0b3J5LzAN BgkqhkiG9w0BAQsFAAOCAQEAdAXk/XCnDeAOd9nNEUvWPxblOQ/5o/q6OIeTYvoEvUUi2qHUOtbf jBGdTptFsXXe4RgjVF9b6DuizgYfy+cILmvi5hfk3Iq8MAZsgtW+A/otQsJvK2wRatLE61RbzkX8 9/OXEZ1zT7t/q2RiJqzpvV8NChxIj+P7WTtepPm9AIj0Keue+gS2qvzAZAY34ZZeRHgA7g5O4TPJ /oTd+4rgiU++wLDlcZYd/slFkaT3xg4qWDepEMjT4T1qFOQIL+ijUArYS4owpPg9NISTKa1qqKWJ jFoyms0d0GwOniIIbBvhI2MJ7BSY9MYtWVT5jJO3tsVHwj4cp92CSFuGwunFMzCCA18wggJHoAMC AQICCwQAAAAAASFYUwiiMA0GCSqGSIb3DQEBCwUAMEwxIDAeBgNVBAsTF0dsb2JhbFNpZ24gUm9v dCBDQSAtIFIzMRMwEQYDVQQKEwpHbG9iYWxTaWduMRMwEQYDVQQDEwpHbG9iYWxTaWduMB4XDTA5 MDMxODEwMDAwMFoXDTI5MDMxODEwMDAwMFowTDEgMB4GA1UECxMXR2xvYmFsU2lnbiBSb290IENB IC0gUjMxEzARBgNVBAoTCkdsb2JhbFNpZ24xEzARBgNVBAMTCkdsb2JhbFNpZ24wggEiMA0GCSqG SIb3DQEBAQUAA4IBDwAwggEKAoIBAQDMJXaQeQZ4Ihb1wIO2hMoonv0FdhHFrYhy/EYCQ8eyip0E XyTLLkvhYIJG4VKrDIFHcGzdZNHr9SyjD4I9DCuul9e2FIYQebs7E4B3jAjhSdJqYi8fXvqWaN+J J5U4nwbXPsnLJlkNc96wyOkmDoMVxu9bi9IEYMpJpij2aTv2y8gokeWdimFXN6x0FNx04Druci8u nPvQu7/1PQDhBjPogiuuU6Y6FnOM3UEOIDrAtKeh6bJPkC4yYOlXy7kEkmho5TgmYHWyn3f/kRTv riBJ/K1AFUjRAjFhGV64l++td7dkmnq/X8ET75ti+w1s4FRpFqkD2m7pg5NxdsZphYIXAgMBAAGj QjBAMA4GA1UdDwEB/wQEAwIBBjAPBgNVHRMBAf8EBTADAQH/MB0GA1UdDgQWBBSP8Et/qC5FJK5N UPpjmove4t0bvDANBgkqhkiG9w0BAQsFAAOCAQEAS0DbwFCq/sgM7/eWVEVJu5YACUGssxOGhigH M8pr5nS5ugAtrqQK0/Xx8Q+Kv3NnSoPHRHt44K9ubG8DKY4zOUXDjuS5V2yq/BKW7FPGLeQkbLmU Y/vcU2hnVj6DuM81IcPJaP7O2sJTqsyQiunwXUaMld16WCgaLx3ezQA3QY/tRG3XUyiXfvNnBB4V 14qWtNPeTCekTBtzc3b0F5nCH3oO4y0IrQocLP88q1UOD5F+NuvDV0m+4S4tfGCLw0FREyOdzvcy a5QBqJnnLDMfOjsl0oZAzjsshnjJYS8Uuu7bVW/fhO4FCU29KNhyztNiUGUe65KXgzHZs7XKR1g/ XzCCBU8wggQ3oAMCAQICDDG6HZcbcVdEvVYk4TANBgkqhkiG9w0BAQsFADBbMQswCQYDVQQGEwJC RTEZMBcGA1UEChMQR2xvYmFsU2lnbiBudi1zYTExMC8GA1UEAxMoR2xvYmFsU2lnbiBHQ0MgUjMg UGVyc29uYWxTaWduIDIgQ0EgMjAyMDAeFw0yMjA5MTAxMTMxNDVaFw0yNTA5MTAxMTMxNDVaMIGQ MQswCQYDVQQGEwJJTjESMBAGA1UECBMJS2FybmF0YWthMRIwEAYDVQQHEwlCYW5nYWxvcmUxFjAU BgNVBAoTDUJyb2FkY29tIEluYy4xFjAUBgNVBAMTDVdpbGxpYW0gWmhhbmcxKTAnBgkqhkiG9w0B CQEWGndpbGxpYW0uemhhbmdAYnJvYWRjb20uY29tMIIBIjANBgkqhkiG9w0BAQEFAAOCAQ8AMIIB CgKCAQEAyKF+RmY29Wvfmfe3L8J4rZNmBIvRmrWKI5td5L0vlpPMCEzUkVhBdL2N9cDP0rPScvWL CX/9cI1a2BUy/6/ZT5j9PhcUn6A3kwKFGukLY2itfKaDrP3ANVJGhBXPVJ6sx55GF41PkiL2EMnY 7LJGNpl9WHYrw8VqtRediPyXq8M6ZWGPZWxygsE6y1pOkEk9qLpvXTb2Epxk2JWcQFZQCDWVULue YDZuuBJwnyCzevMoPtVYPharioL5H3BRnQi8YoTXH7/uRo33dewYFm474yFjwwnt82TFtveVZkVq 6h4WIQ4wTcwFfET8zMkELnGzS5SHCl8sPD+lNxxJ1JDZYwIDAQABo4IB2zCCAdcwDgYDVR0PAQH/ BAQDAgWgMIGjBggrBgEFBQcBAQSBljCBkzBOBggrBgEFBQcwAoZCaHR0cDovL3NlY3VyZS5nbG9i YWxzaWduLmNvbS9jYWNlcnQvZ3NnY2NyM3BlcnNvbmFsc2lnbjJjYTIwMjAuY3J0MEEGCCsGAQUF BzABhjVodHRwOi8vb2NzcC5nbG9iYWxzaWduLmNvbS9nc2djY3IzcGVyc29uYWxzaWduMmNhMjAy MDBNBgNVHSAERjBEMEIGCisGAQQBoDIBKAowNDAyBggrBgEFBQcCARYmaHR0cHM6Ly93d3cuZ2xv YmFsc2lnbi5jb20vcmVwb3NpdG9yeS8wCQYDVR0TBAIwADBJBgNVHR8EQjBAMD6gPKA6hjhodHRw Oi8vY3JsLmdsb2JhbHNpZ24uY29tL2dzZ2NjcjNwZXJzb25hbHNpZ24yY2EyMDIwLmNybDAlBgNV HREEHjAcgRp3aWxsaWFtLnpoYW5nQGJyb2FkY29tLmNvbTATBgNVHSUEDDAKBggrBgEFBQcDBDAf BgNVHSMEGDAWgBSWM9HmWBdbNHWKgVZk1b5I3qGPzzAdBgNVHQ4EFgQUq65GzwZxydFHjjYEU/9h xHhPWlwwDQYJKoZIhvcNAQELBQADggEBAA2hGG3JPAdGPH0ZdohGUCIVjKz+U+EFuIDbS6A/5jqX VhYAxZlzj7tSjUIM7G7IhyfqPC46GKJ/4x+Amz1Z6YxNGy71L68kYD6hIbBcA5AM42QBUufly6Oa /ppSz3WoflVyFFQ5YXniZ+eU+2/cdnYZg4aVUnFjimOF5o3NfMLzOkhQNxbaDjFUfUYD8hKmU6v4 0vUBj8KZ9Gi1LIagLKUREn8jku0lcLsRbnJ5Ey5ScajC/FESPyYWasOW8j8/1EoJksmhbYGKNS6C urb/KlmDGfVrIRYDbL0ckhGQIP5c6L+kSQZ2sHnQK0e0WgIaZYxaPYeY5u0GLCOze+3vyRMxggJt MIICaQIBATBrMFsxCzAJBgNVBAYTAkJFMRkwFwYDVQQKExBHbG9iYWxTaWduIG52LXNhMTEwLwYD VQQDEyhHbG9iYWxTaWduIEdDQyBSMyBQZXJzb25hbFNpZ24gMiBDQSAyMDIwAgwxuh2XG3FXRL1W JOEwDQYJYIZIAWUDBAIBBQCggdQwLwYJKoZIhvcNAQkEMSIEIB3qD3RctSH5c/4UMl0cYrKiy5Jc WkphpUuudWZHGEahMBgGCSqGSIb3DQEJAzELBgkqhkiG9w0BBwEwHAYJKoZIhvcNAQkFMQ8XDTIz MDYwOTE5MTYzMFowaQYJKoZIhvcNAQkPMVwwWjALBglghkgBZQMEASowCwYJYIZIAWUDBAEWMAsG CWCGSAFlAwQBAjAKBggqhkiG9w0DBzALBgkqhkiG9w0BAQowCwYJKoZIhvcNAQEHMAsGCWCGSAFl AwQCATANBgkqhkiG9w0BAQEFAASCAQAXp8gofpm06qzu95gAfJCBm12S35gfHDpet1fQ9qjCWaVQ 9ik7FoK/yu8ekm3YgJ2ra5hEhKf27Lulwd0ZWKAE4mDwx9MTmYn59VYPPQxhYo2CyYnD6JPjXP2l TBR9WpoCj9TrpQ+g8op0+N7O0wmcU3XKzem1UNGc6CJaKtCbx6v23E6I9Olirl3J+V7uO7agnFjm hS8iuIfKYoEgLYDioL/TVX+mAXXcY1k77zwQWYxnCXT0Yg38hLBBxdW9M/oI5pIdMtZBzImahPyX MDdsLsPoRnor1Xc1BKJiLchj0NIZ51gWrKBF93L49HIDngpjiqUK0/8Oo3ab0UXlkbcs --000000000000cb70a205fdb734e0--