Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp3105835rwd; Fri, 16 Jun 2023 12:18:06 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6Dp3n8stlNdzXkH55NgfR+9fERP4h2+rVEholmmYkwXBOrB6+up8IMGZc4J+NVNko0zsQc X-Received: by 2002:aa7:8882:0:b0:664:9579:d303 with SMTP id z2-20020aa78882000000b006649579d303mr3471109pfe.4.1686943085979; Fri, 16 Jun 2023 12:18:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686943085; cv=none; d=google.com; s=arc-20160816; b=0CbuMfLhQiecHlfB+hkwFo1gJy3k11ke7HK595O3YjHsW2IpPfJDNcUbBOh6vRdT5R zvWGCE9DpQXsXKiibIH+7rRics2OJaM2lyC1fC3cIle9LNvGEm2Jn88u7QnnnCASI251 K0jeasMGAu4M4nTG2ZSzcht5uK46NRx67XinW28i7YiTZNzkSF8pt/u1Mtf8XeEyyGw1 b2fmckfsNKn1XV50PsWQ8J4zQx/QQ0++9npF+aHHkUo4w1tW9/qYq8fi0nf2DAZdo/bP dKLY+uFEIEfcBTNCz6mtZ1x7nQBUCzKSa/sw6PdlJD5Afe/yO7hUhzONQS1iKCoUCM+M zyCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=fXuJrJ6HTnzufJnb4xc6XAATHaw8F3Ddyf8vvSGyIbI=; b=lg5ZW7+LeRClgPslqCG2UdJPMmN38femaUD2z7TONJKz0uFekTwnlUFeOQin6z/Lxx 9luu9m5Q1c6XzO51o/pOo/fg0nIeUgtCk1NQ9Zqd2XsIEHspcNVC+atBZ7q2UIUqcyNa moizb+p5mUtQ7oiZ0PQgz27+6fSW0PQh8Rd03k1bhg/cHbnsXZbZgSxFkdg9pf666mbx d7MJWjXFtut9ugr7atMDO1WBigq7RiVmmHi8iTw5EaL1DLt/fYaD0O2s1SnlE/13WHy1 ss3WDY8qSmHQ6YdqX5KGAjBDZz8Q3RoMR1gVq3DYm5QwASU36xk/ZnkjRneymAmXatKy bFow== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=Cl73o1g5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b20-20020aa79514000000b0066675b3f21esi5354870pfp.36.2023.06.16.12.17.52; Fri, 16 Jun 2023 12:18:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=Cl73o1g5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344589AbjFPTMV (ORCPT + 99 others); Fri, 16 Jun 2023 15:12:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46832 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229535AbjFPTMU (ORCPT ); Fri, 16 Jun 2023 15:12:20 -0400 Received: from madras.collabora.co.uk (madras.collabora.co.uk [IPv6:2a00:1098:0:82:1000:25:2eeb:e5ab]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A9C4335A8; Fri, 16 Jun 2023 12:12:18 -0700 (PDT) Received: from notapiano (zone.collabora.co.uk [167.235.23.81]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (P-256) server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: nfraprado) by madras.collabora.co.uk (Postfix) with ESMTPSA id 3BE9B6606F87; Fri, 16 Jun 2023 20:12:12 +0100 (BST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1686942737; bh=McDTg0XK4pCk8TiMmccx2VEqwsZg63pe2/5dAf4dnYw=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=Cl73o1g559JEDfGhQa0m1txD/H1bKBj6f+gG2BPAIK11tHQAW3FNHjKhQnmTg4zwq 9pwE27inW64r8edB+0VXwHUwfaxtHoof6TLZzFt0G4mo+fTTndAlDQcIjtSJCwj4sd zi0rNpzDUeCvqJ+CAK8+CHszxxQhaAZS+0eHwaNTC98xER6JUO8F3jpT1v9tEJCaOf bvrYSPP6oPv8Q8oaB8XF+NW5LsYcDSfLg5hlJEGOG3c7OBaML2pBwzgBeGxTMvWiLM aV/MAR0NCy9rNiWmdqdfkO7tVi0phxZhcEOTwd37kV5cfYC6a0G8zV0lER/9+NxVhZ KOqzzYzypT/oA== Date: Fri, 16 Jun 2023 15:12:08 -0400 From: =?utf-8?B?TsOtY29sYXMgRi4gUi4gQS4=?= Prado To: Daniel Lezcano Cc: Chen-Yu Tsai , Bernhard =?utf-8?Q?Rosenkr=C3=A4nzer?= , angelogioacchino.delregno@collabora.com, rafael@kernel.org, amitk@kernel.org, rui.zhang@intel.com, matthias.bgg@gmail.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, rdunlap@infradead.org, ye.xingchen@zte.com.cn, p.zabel@pengutronix.de, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, james.lo@mediatek.com, rex-bc.chen@mediatek.com, abailon@baylibre.com, amergnat@baylibre.com, khilman@baylibre.com Subject: Re: [PATCH v4 0/5] Add LVTS support for mt8192 Message-ID: <5c5f8565-1f05-4f5a-a246-04ad1fe16ae6@notapiano> References: <20230530195132.2286163-1-bero@baylibre.com> <572f5a88-8c2e-4324-b477-836a5024ec67@notapiano> <59c7c90c-50f2-5a77-af12-b266c6e6e0b1@linaro.org> <2206a438-8187-4b17-a96c-3affc9552c05@notapiano> <42f245c0-8cc4-9b8c-1b7d-a7daced9a57a@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <42f245c0-8cc4-9b8c-1b7d-a7daced9a57a@linaro.org> X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Jun 16, 2023 at 04:14:43PM +0200, Daniel Lezcano wrote: > > Hi Nicolas, > > thanks for investigating ! > > On 15/06/2023 21:17, Nícolas F. R. A. Prado wrote: > > On Thu, Jun 08, 2023 at 11:39:27AM +0200, Daniel Lezcano wrote: > > > On 01/06/2023 19:09, Nícolas F. R. A. Prado wrote: > > > > On Wed, May 31, 2023 at 12:49:43PM +0800, Chen-Yu Tsai wrote: > > > > > On Wed, May 31, 2023 at 3:51 AM Bernhard Rosenkränzer wrote: > > > > > > > > > > > > From: Balsam CHIHI > > > > > > > > > > > > Add full LVTS support (MCU thermal domain + AP thermal domain) to MediaTek MT8192 SoC. > > > > > > Also, add Suspend and Resume support to LVTS Driver (all SoCs), > > > > > > and update the documentation that describes the Calibration Data Offsets. > > > > > > > > > > > > Changelog: > > > > > > v4 : > > > > > > - Shrink the lvts_ap thermal sensor I/O range to 0xc00 to make > > > > > > room for SVS support, pointed out by > > > > > > AngeloGioacchino Del Regno > > > > > > > > > > > > v3 : > > > > > > - Rebased : > > > > > > base-commit: 6a3d37b4d885129561e1cef361216f00472f7d2e > > > > > > - Fix issues in v2 pointed out by Nícolas F. R. A. Prado : > > > > > > Use filtered mode to make sure threshold interrupts are triggered, > > > > > > > > > > I'm seeing sensor readout (either through sysfs/thermal//temp or hwmon) > > > > > fail frequently on MT8192. If I run `sensors` (lm-sensors), at least a couple > > > > > of the LVTS sensors would be N/A. Not sure if this is related to this change. > > > > > > > > Yes, it is. Filtered mode has some delay associated with reading, meaning most > > > > of the time the value isn't ready, while immediate mode is, well, pretty much > > > > immediate and the read always succeeds. > > > > > > > > For temperature monitoring, filtered mode should be used. It supports triggering > > > > interrupts when crossing the thresholds. Immediate mode is meant for one-off > > > > readings of the temperature. This is why I suggested using filtered mode. > > > > > > > > As far as the thermal framework goes, it's ok that filtered mode doesn't always > > > > return a value, as it will keep the old one. But of course, having the > > > > temperature readout always work would be a desired improvement. > > > > > > > > As for ways to achieve that, I think the intended way would be to enable the > > > > interrupts that signal data ready on filtered mode (bits 19, 20, 21, 28), read > > > > the temperature and cache it so it is always available when the get_temp() > > > > callback is called. The issue with this is that it would cause *a lot* of > > > > interrupts, which doesn't seem worth it. > > > > > > > > Another option that comes to mind would be to enable immediate mode only during > > > > the get_temp() callback, to immediately read a value, and return to filtered > > > > mode at the end. That might work, but I haven't tried yet. > > > > > > Why not understand why the filtered mode is unable to return temperature > > > values most of the time? > > > > > > I tried with the filtered mode and I can see 90% of the time it is not > > > possible to read the temperature. > > > > > > IIUC there are timings which can be setup, may be understand how to set them > > > up in order to read the temperature correctly? > > > > > > Caching values, switching the mode or whatever is hackish :/ > > > > So this is what I've found after some more testing. > > > > With the current settings, using filtered mode, only about 30% of the > > measurement reads return valid results: > > rate: 29% (success: 293, fail: 707) > > > > While, as observed, in immediate mode, the reads always succeed: > > rate: 100% (success: 1000, fail: 0) > > > > Changing the configurations so that the measurements take less time improve the > > rate (and analogously increasing the time worsens the rate). That is, with > > PERIOD_UNIT = 0, GROUP_INTERVAL = 0, FILTER_INTERVAL = 0, SENSOR_INTERVAL = 0, > > HW_FILTER = 0 (ie single sample) the rate is much improved: > > rate: 91% (success: 918, fail: 82) > > > > Though note that even though we're sampling as fast as possible and sampling > > only once each time, so supposedly what immediate mode does, it's still not at > > 100% like in immediate mode. > > > > Enabling the sensor 0 filter IRQ (bit 19) I've observed that it is triggered > > about every 3500us (on the controller with all four sensors) with the current > > settings, but after changing those timing registers, it happens every 344us. > > With that in mind, in addition to those timing changes, if we also read the > > register more than once with a timeout longer than that 344, that is, > > > > rc = readl_poll_timeout(msr, value, value & BIT(16), 240, 400); > > > > it's enough to get > > rate: 100% (success: 1000, fail: 0) > > and even better: > > rate: 100% (success: 10000, fail: 0) > > > > So it's still not exactly clear what's the relation of the VALID bit with the > > timings in the hardware, but this at least gives us a way to get valid reads > > without sacrificing interrupts. > > > > Meanwhile, I've also tried reading the measurement during handling of the sensor > > 0 filter IRQ (bit 19), and while it definitely works much better than the > > current 30%, giving a rate of 92%, it's still not 100%, which is intriguing > > given this IRQ is supposed to signal the data is ready... I thought this might > > be caused by timing issues, but increasing the timing of the measurements (by > > setting PERIOD_UNIT = 120), lowered the rate to 84%. > > Simply enabling this interrupt (and not reading the data in the IRQ), gives a > > drastically worse rate: > > rate: 3% (success: 32, fail: 968) > > Which I understand to mean that whenever the IRQ is cleared, the hardware > > invalidates the previous measurement. So this IRQ is definitely related to the > > VALID bit, but it also is unexpectedly influenced by the timings. > > > > The VALID bit is also updated when read, and it tends to take the same time > > between IRQs to be reset, so my understanding is that on every IRQ the VALID > > bit is re-set to 1, and reading it clears it. But this does not explain why with > > smaller intervals a single read has more chance of succeeding. > > > > At this point, though, I feel like if it is possible to guarantee that readings > > in filtered mode will always be valid, it must be some hidden setting in > > LVTS_CONFIG. But with what we have access to, the best we can hope for is to > > make the invalid reads extremely unlikely, which is what shrinking the intervals > > and polling the register as shown above gives us, so it's what I suggest us to > > do. > Let me summarize and check I'm understanding correctly: > > 1. Immediate mode > > - 100% successful read, no delay when reading > - No interrupts when crossing the thresholds (at the first glance) > > 2. Filtered mode > > - Interrupts when data is ready In fact, immediate mode also has interrupts for when data is ready (bits 16, 17, 18, 27 in MONINTST), but its frequency is so quick, that the VALID bit is always set, and keeping these interrupts enabled would just cause unnecessary wakeups. > - Interrupts when crossing the thresholds > - Polling read until TMU valid > - maximum two register reads > - minimum delay 240us > - maximum delay 480us It's more like minimum 0us (it might already available) and maximum 344us (though it will vary with timing settings, sampling setting, and number of sensors in the controller) > > From my POV, the filtered mode is not designed for an OSPM, it is for real > time system for thermal acquisition or similar. It is unthinkable a sensor > is firing so many interrupts waking up the CPU to tell a temperature is > ready to be read. And it is strange we have to poll loop a register to read > a temperature. Indeed, that would explain the way this hardware behaves. > > The thermal framework is designed to protect the silicon and consequently > reads with non constant delay and/or high delay can have an impact on time > sensitive governor. Skipping the temperature because we fail to read is also > not acceptable, in the case of mitigation, that can have an impact. > > > The normal mode should be: > > - temperature below threshold => no wakeups > - temperature crosses the threshold => interrupt fires > - mitigation => wake up every 'passive' delay period > > With the filtered mode we have: > > - temperature below threshold => interrupts telling the value is ready (we > want to ignore that) And to be clear, we can ignore that. > > - temperature crosses the threshold => interrupt but not sure we can read > the temperature correctly > > - mitigation => wake up every 'passive' delay period but not sure we can > read the temperature correctly > > With the immediate mode: > > - temperature below threshold => interrupts is not working, so we have to > monitor the temperature and wake up every delay > > - temperature crosses the threshold => no interrupt, detected by the > monitoring > > - mitigation => wake up every 'passive' delay period, temperature is > accurate > > It seems not logical to have the immediate mode not working with the > interrupts when crossing the thresholds. I would say we should stick to the > immediate mode and double check if the interrupt can work with this mode. But that is the one thing I'm really really confident about: It's not possible to have threshold interrupts working in immediate mode. As soon as immediate mode is enabled for one of the sensors by writing to the MSRCTL1 register, the threshold interrupts no longer trigger. I think we'll need to pick between the two non-ideal options we have: * Immediate mode without working interrupts but reliable reads * Filtered mode with working interrupts but unreliable reads Keeping in mind that we can make filtered mode have mostly reliable reads, with the cost of taking longer to read the measurements. And while I understand that the governor is time-sensitive like you said, right now I think the numbers still make it worth it: delaying 400us to get good reads on interrupts in filtered mode vs waiting for the 1000ms poll in immediate mode. (Another undiscussed consideration is that immediate mode might return glitch reads, while filtered mode, by performing multiple samples, averaging, etc, might actually return measurements that are closer to reality, though of course if it can't be read, it's no good. And I haven't compared results enough to say how much the filtering helps). Thanks, Nícolas