Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp6136936rwd; Mon, 19 Jun 2023 02:57:53 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4YV7R4JkQWdFTk9wqw9kZVOTOHEGGy5phXTarqe+OlwlLEWiLcnHb4hVvQlSRAGREoqUo4 X-Received: by 2002:a17:902:bb8b:b0:1b5:30ed:e2b9 with SMTP id m11-20020a170902bb8b00b001b530ede2b9mr7963447pls.17.1687168673198; Mon, 19 Jun 2023 02:57:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687168673; cv=none; d=google.com; s=arc-20160816; b=zZFJ5cO4j81D6hAE+jgD6xVg+s0Q3z+drQkKnpLuuN9qWeuQfkALpRITqwZazeuMiP 27GQoWrX6hKb/NNhjNl1hB45mt1npfBEXLzGUVxXxN24zGExR2Gr5yaGbecimZsr2KhS o6GNXgc1NTPygZMNXLQxcCElKQ5ESNyEASIDWTPdCazohGxb8AZDDGVnDdjwiyq20060 +dBd54BwQ7qsuvlYJT+1W/Ss8Qiqf9tNWObdgsrs5M+5JrGamtcSCMSC6LOfM64xWy00 ZQKtj2Jru1CXuyPUNIdkBOv0QjUFjmuLtddQ5dPND0B0crHdjP2cjgCuYXeKc2/wsi+i FwCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=NyVTs5RjPALZKvNkaCYPugtlVkXNS4SU7khN7c9I9BI=; b=OTZOUcw2EduBoLosTLRlLjuKje8Q13NkrMOjMFQD/lvEaqRVc3cm8IBPjbNIxQFtXf RTaKadni26iBuaJPKnCYx759Ksp9DlCkbT0Ra8+KwWto4+sElCC6iUGwqG2JElfqizWx HyCN93WZF8aYWv2SXhmRuHtgl17n9pWqiLUFxh251mLxDTCZzyX1oQ2d7ALypY5cnoNA eneXZ+YgpwDSBksXVSOyakllc6MR9bOsraL897UoXDD5aSbH9riurcrAh76CFmBrdNKc A45KvCXHvVkSmymeTYKSZA+bGH6el1S2UAcCoy18xvEosUEv1Y0chPggmFPzVsI3YYSD o18A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i8-20020a170902c94800b001b521cf9578si8474625pla.443.2023.06.19.02.57.37; Mon, 19 Jun 2023 02:57:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230371AbjFSJs4 (ORCPT + 99 others); Mon, 19 Jun 2023 05:48:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37688 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231699AbjFSJsQ (ORCPT ); Mon, 19 Jun 2023 05:48:16 -0400 Received: from fd01.gateway.ufhost.com (fd01.gateway.ufhost.com [61.152.239.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A88261BB; Mon, 19 Jun 2023 02:48:10 -0700 (PDT) Received: from EXMBX165.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX165", Issuer "EXMBX165" (not verified)) by fd01.gateway.ufhost.com (Postfix) with ESMTP id BCB8C855A; Mon, 19 Jun 2023 17:48:03 +0800 (CST) Received: from EXMBX171.cuchost.com (172.16.6.91) by EXMBX165.cuchost.com (172.16.6.75) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Mon, 19 Jun 2023 17:48:03 +0800 Received: from ubuntu.localdomain (113.72.145.217) by EXMBX171.cuchost.com (172.16.6.91) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Mon, 19 Jun 2023 17:48:02 +0800 From: Minda Chen To: Emil Renner Berthing , Conor Dooley , Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Roger Quadros CC: , , , , "Paul Walmsley" , Palmer Dabbelt , Albert Ou , Minda Chen , Mason Huo Subject: [PATCH v7 2/5] dt-bindings: phy: Add StarFive JH7110 PCIe PHY Date: Mon, 19 Jun 2023 17:47:56 +0800 Message-ID: <20230619094759.21013-3-minda.chen@starfivetech.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230619094759.21013-1-minda.chen@starfivetech.com> References: <20230619094759.21013-1-minda.chen@starfivetech.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [113.72.145.217] X-ClientProxiedBy: EXCAS066.cuchost.com (172.16.6.26) To EXMBX171.cuchost.com (172.16.6.91) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_PASS, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add StarFive JH7110 SoC PCIe 2.0 PHY dt-binding. PCIe PHY0 (phy@10210000) can be used as USB 3.0 PHY. Signed-off-by: Minda Chen Reviewed-by: Hal Feng Reviewed-by: Rob Herring Reviewed-by: Roger Quadros --- .../phy/starfive,jh7110-pcie-phy.yaml | 58 +++++++++++++++++++ 1 file changed, 58 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/starfive,jh7110-pcie-phy.yaml diff --git a/Documentation/devicetree/bindings/phy/starfive,jh7110-pcie-phy.yaml b/Documentation/devicetree/bindings/phy/starfive,jh7110-pcie-phy.yaml new file mode 100644 index 000000000000..2e83a6164cd1 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/starfive,jh7110-pcie-phy.yaml @@ -0,0 +1,58 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/starfive,jh7110-pcie-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: StarFive JH7110 PCIe 2.0 PHY + +maintainers: + - Minda Chen + +properties: + compatible: + const: starfive,jh7110-pcie-phy + + reg: + maxItems: 1 + + "#phy-cells": + const: 0 + + starfive,sys-syscon: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: phandle to System Register Controller sys_syscon node. + - description: PHY connect offset of SYS_SYSCONSAIF__SYSCFG register for USB PHY. + description: + The phandle to System Register Controller syscon node and the PHY connect offset + of SYS_SYSCONSAIF__SYSCFG register. Connect PHY to USB3 controller. + + starfive,stg-syscon: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: phandle to System Register Controller stg_syscon node. + - description: PHY mode offset of STG_SYSCONSAIF__SYSCFG register. + - description: PHY enable for USB offset of STG_SYSCONSAIF__SYSCFG register. + description: + The phandle to System Register Controller syscon node and the offset + of STG_SYSCONSAIF__SYSCFG register for PCIe PHY. Total 2 regsisters offset. + +required: + - compatible + - reg + - "#phy-cells" + +additionalProperties: false + +examples: + - | + phy@10210000 { + compatible = "starfive,jh7110-pcie-phy"; + reg = <0x10210000 0x10000>; + #phy-cells = <0>; + starfive,sys-syscon = <&sys_syscon 0x18>; + starfive,stg-syscon = <&stg_syscon 0x148 0x1f4>; + }; -- 2.17.1