Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp8949649rwd; Wed, 21 Jun 2023 00:38:13 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4UgvFK3ePZ1gN0/4NxPof30nHRl4O4M/RajNtFyKc0NLJ7HmAiFJlg9CWGsQZbzlqyOYoa X-Received: by 2002:a05:6a00:1817:b0:668:8596:7520 with SMTP id y23-20020a056a00181700b0066885967520mr5782893pfa.4.1687333093535; Wed, 21 Jun 2023 00:38:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687333093; cv=none; d=google.com; s=arc-20160816; b=thSrfVygFSPf7hF67Zeg9MF1d7fmxBt0IdL+F2HG+MwmxoxbljdfAJFvhJAi+w5MJ3 sg2rALGHhe03RONC5uP+ZU3fWVPc8CTaDd1GnO8RaaqGWMcYhoimEablpgGUXf+7S9tQ MYqOJ5fI7o/QFJMtJD4+uPwXTTq9Fu8fC8F1ZTB0jz+BfLR1lHI0eOk4JuAndxYXpj7+ xowJxkniNdSAEWq62oD6nkM+f8rxngbU1NONEOMcj3XPGUMJ7wo2EjXkX8ODkFqWzR9Q ZpF/RfTzLsM1vBrud5MAvwRfxwtA9BgsErAjup9ntYm3KI3LvRf83uRgu8WfNelf4Kf3 jWPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=fnyPv31F45M86yIwQlrstisnBOJBnjKhbMY/p4sY5eQ=; b=MfgFsY+AbnV8MgDeYlfIFY0kLoqTNr2H6xN/Z19+kq2SVHsRiMHeOBG2pvDi4Nuvja EbF+vQ14wnHJu1uQxYtcxtX012KVve+f9ZxWiXxWvxrQ0peHB6mriHNPOjO/qCDwbYAy rGrQfDsHFok2iqX6a1b+lXvZEp4daG4xDIxsKRRspwakHr7FaYVmTsZQYrxki27o9yX1 spkX2j5SHNOUZ8KrmWHZIcu3cZhLFUt67OMKUDTOQB95NIQuMWbRRpLQlpX14+TRKWp3 vzEI1D7Jy/dvJt4Tz9TOyxZzWpB7viswCYHOzzsgAEqOsrklZGLo0i9mikhb0FKjynVz Uzbw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@rivosinc-com.20221208.gappssmtp.com header.s=20221208 header.b=TkxKBo7s; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g19-20020a633753000000b005533c53f577si3297558pgn.138.2023.06.21.00.38.01; Wed, 21 Jun 2023 00:38:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@rivosinc-com.20221208.gappssmtp.com header.s=20221208 header.b=TkxKBo7s; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231354AbjFUHXy (ORCPT + 99 others); Wed, 21 Jun 2023 03:23:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55334 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229908AbjFUHXq (ORCPT ); Wed, 21 Jun 2023 03:23:46 -0400 Received: from mail-lj1-x22b.google.com (mail-lj1-x22b.google.com [IPv6:2a00:1450:4864:20::22b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 04537198E for ; Wed, 21 Jun 2023 00:23:41 -0700 (PDT) Received: by mail-lj1-x22b.google.com with SMTP id 38308e7fff4ca-2b46a06c553so62072371fa.1 for ; Wed, 21 Jun 2023 00:23:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20221208.gappssmtp.com; s=20221208; t=1687332219; x=1689924219; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fnyPv31F45M86yIwQlrstisnBOJBnjKhbMY/p4sY5eQ=; b=TkxKBo7sMoQa4xUtWuRyOqCmHSAjSK367jN6AcivxMcwqtrB5/gzzKn/3Y5GqVWVcC 8NMHMnfsvaknpg5hsp2Uscs6lOsAnllhjNg02zlZS45MwTBLnnkxfAWC/4tBKZwxylLw LkmzOPZJbiI8QFlFBTiQ4eLmdxE2uk6at4VzdpCszFCainBdMy593PRvsaIPllAtej2J R/utAyYl5jqm/neqDdpM9Z7YsZbU8H+s9B5kSwtygOSGsd3Lk23QeP/anYPI1RoZCwaP gA6x4uxaRML+a9JjIF/ObP0l3b25iMyOos3kHatnPm3Q6Wb/tMjldYg++m0uvdq1Pyjy dFNA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1687332219; x=1689924219; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fnyPv31F45M86yIwQlrstisnBOJBnjKhbMY/p4sY5eQ=; b=MPUEDF/pv+l4MjGzrqO1zf2GZ9Fzgx6d9wl1X4ZoLpkJLsuVFrOp4tdL5D8CR64rCS 9esNEEP61TQjl2VxlFN/TVnTXUq9T6ow6g70G5hn5oyrKudUApZW501Kn/VKinudGTLZ EWwWbWH4oWKayRJE5ou+OyvWZLT9J7j4u5uNg2uXcJURroDxMCs6K7tiUpo3aLvH1Zs1 lGuq1yUnLq0eeFslDhvR+Uc/kDCiwGLCPPl11dKyfVTi9CBunp4mbab1eeP64DUFFA4n Tlfh3z+J39t77WHwGmu4w+I5hRYTrsell1jOuYmjy/O+ov0nE1o6L9OgrXvXuk/gmXRd kBmQ== X-Gm-Message-State: AC+VfDyuDVNWa2A3DPT89CPGLFabB9Ewc5FvqgKkyguyPqtl8YGZEYsJ taNy5AH3VHOZqk23rN7n63Yxvw== X-Received: by 2002:a2e:87cd:0:b0:2b4:7965:41aa with SMTP id v13-20020a2e87cd000000b002b4796541aamr4898385ljj.31.1687332219110; Wed, 21 Jun 2023 00:23:39 -0700 (PDT) Received: from localhost.localdomain (amontpellier-656-1-456-62.w92-145.abo.wanadoo.fr. [92.145.124.62]) by smtp.gmail.com with ESMTPSA id l5-20020a1ced05000000b003f70a7b4537sm15214394wmh.36.2023.06.21.00.23.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 Jun 2023 00:23:38 -0700 (PDT) From: Alexandre Ghiti To: Jonathan Corbet , Paul Walmsley , Palmer Dabbelt , Albert Ou , Conor Dooley , Sunil V L , Song Shuai , linux-doc@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Alexandre Ghiti , =?UTF-8?q?Bj=C3=B6rn=20T=C3=B6pel?= Subject: [PATCH v2 2/3] Documentation: riscv: Add early boot document Date: Wed, 21 Jun 2023 09:22:33 +0200 Message-Id: <20230621072234.9900-2-alexghiti@rivosinc.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230621072234.9900-1-alexghiti@rivosinc.com> References: <20230621072234.9900-1-alexghiti@rivosinc.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This document describes the constraints and requirements of the early boot process in a RISC-V kernel. Signed-off-by: Alexandre Ghiti Reviewed-by: Björn Töpel --- Documentation/riscv/boot-image-header.rst | 3 - Documentation/riscv/boot.rst | 170 ++++++++++++++++++++++ Documentation/riscv/index.rst | 1 + 3 files changed, 171 insertions(+), 3 deletions(-) create mode 100644 Documentation/riscv/boot.rst diff --git a/Documentation/riscv/boot-image-header.rst b/Documentation/riscv/boot-image-header.rst index d7752533865f..a4a45310c4c4 100644 --- a/Documentation/riscv/boot-image-header.rst +++ b/Documentation/riscv/boot-image-header.rst @@ -7,9 +7,6 @@ Boot image header in RISC-V Linux This document only describes the boot image header details for RISC-V Linux. -TODO: - Write a complete booting guide. - The following 64-byte header is present in decompressed Linux kernel image:: u32 code0; /* Executable code */ diff --git a/Documentation/riscv/boot.rst b/Documentation/riscv/boot.rst new file mode 100644 index 000000000000..019ee818686d --- /dev/null +++ b/Documentation/riscv/boot.rst @@ -0,0 +1,170 @@ +.. SPDX-License-Identifier: GPL-2.0 + +=============================================== +RISC-V Kernel Boot Requirements and Constraints +=============================================== + +:Author: Alexandre Ghiti +:Date: 23 May 2023 + +This document describes what the RISC-V kernel expects from bootloaders and +firmware, but also the constraints that any developer must have in mind when +touching the early boot process. For the purposes of this document, the +'early boot process' refers to any code that runs before the final virtual +mapping is set up. + +Pre-kernel Requirements and Constraints +======================================= + +The RISC-V kernel expects the following of bootloaders and platform firmware: + +Register state +-------------- + +The RISC-V kernel expects: + + * `$a0` to contain the hartid of the current core. + * `$a1` to contain the address of the devicetree in memory. + +CSR state +--------- + +The RISC-V kernel expects: + + * `$satp = 0`: the MMU, if present, must be disabled. + +Reserved memory for resident firmware +------------------------------------- + +The RISC-V kernel must not map any resident memory, or memory protected with +PMPs, in the direct mapping, so the firmware must correctly mark those regions +as per the devicetree specification and/or the UEFI specification. + +Kernel location +--------------- + +The RISC-V kernel expects to be placed at a PMD boundary (2MB aligned for rv64 +and 4MB aligned for rv32). Note that the EFI stub will physically relocate the +kernel if that's not the case. + +Hardware description +-------------------- + +The firmware can pass either a devicetree or ACPI tables to the RISC-V kernel. + +The devicetree is either passed directly to the kernel from the previous stage +using the `$a1` register, or when booting with UEFI, it can be passed using the +EFI configuration table. + +The ACPI tables are passed to the kernel using the EFI configuration table. In +this case, a tiny devicetree is still created by the EFI stub. Please refer to +"EFI stub and devicetree" tree section below for details about this devicetree. + +Kernel entrance +--------------- + +On SMP systems, there are 2 methods to enter the kernel: + +- `RISCV_BOOT_SPINWAIT`: the firmware releases all harts in the kernel, one hart + wins a lottery and executes the early boot code while the other harts are + parked waiting for the initialization to finish. This method is mostly used to + support older firmwares without SBI HSM extension and M-mode RISC-V kernel. +- `Ordered booting`: the firmware releases only one hart that will execute the + initialization phase and then will start all other harts using the SBI HSM + extension. The ordered booting method is the preferred booting method for + booting the RISC-V kernel because it can support cpu hotplug and kexec. + +UEFI +---- + +UEFI memory map +~~~~~~~~~~~~~~~ + +When booting with UEFI, the RISC-V kernel will use only the EFI memory map to +populate the system memory. + +The UEFI firmware must parse the subnodes of the `/reserved-memory` devicetree +node and abide by the devicetree specification to convert the attributes of +those subnodes (`no-map` and `reusable`) into their correct EFI equivalent +(refer to section "3.5.4 /reserved-memory and UEFI" of the devicetree +specification v0.4-rc1). + +RISCV_EFI_BOOT_PROTOCOL +~~~~~~~~~~~~~~~~~~~~~~~ + +When booting with UEFI, the EFI stub requires the boot hartid in order to pass +it to the RISC-V kernel in `$a1`. The EFI stub retrieves the boot hartid using +one of the following methods: + +- `RISCV_EFI_BOOT_PROTOCOL` (**preferred**). +- `boot-hartid` devicetree subnode (**deprecated**). + +Any new firmware must implement `RISCV_EFI_BOOT_PROTOCOL` as the devicetree +based approach is deprecated now. + +Early Boot Requirements and Constraints +======================================= + +The RISC-V kernel's early boot process operates under the following constraints: + +EFI stub and devicetree +----------------------- + +When booting with UEFI, the devicetree is supplemented (or created) by the EFI +stub with the same parameters as arm64 which are described at the paragraph +"UEFI kernel support on ARM" in Documentation/arm/uefi.rst. + +Virtual mapping installation +---------------------------- + +The installation of the virtual mapping is done in 2 steps in the RISC-V kernel: + +1. :c:func:`setup_vm` installs a temporary kernel mapping in + :c:var:`early_pg_dir` which allows discovery of the system memory. Only the + kernel text/data are mapped at this point. When establishing this mapping, no + allocation can be done (since the system memory is not known yet), so + :c:var:`early_pg_dir` page table is statically allocated (using only one + table for each level). + +2. :c:func:`setup_vm_final` creates the final kernel mapping in + :c:var:`swapper_pg_dir` and takes advantage of the discovered system memory + to create the linear mapping. When establishing this mapping, the kernel + can allocate memory but cannot access it directly (since the direct mapping + is not present yet), so it uses temporary mappings in the fixmap region to + be able to access the newly allocated page table levels. + +For :c:func:`virt_to_phys` and :c:func:`phys_to_virt` to be able to correctly +convert direct mapping addresses to physical addresses, they need to know the +start of the DRAM. This happens after step 1, right before step 2 installs the +direct mapping (see :c:func:`setup_bootmem` function in arch/riscv/mm/init.c). +Any usage of those macros before the final virtual mapping is installed must +be carefully examined. + +Device-tree mapping via fixmap +------------------------------ + +The RISC-V kernel uses the fixmap region to map the devicetree because the +devicetree virtual mapping must remain the same between :c:func:`setup_vm` and +:c:func:`setup_vm_final` calls since the :c:var:`reserved_mem` array is +initialized with virtual addresses established by :c:func:`setup_vm` and used +with the mapping established by :c:func:`setup_vm_final`. + +Pre-MMU execution +----------------- + +A few pieces of code need to run before even the first virtual mapping is +established. These are the installation of the first virtual mapping itself, +patching of early alternatives and the early parsing of the kernel command line. +That code must be very carefully compiled as: + +- `-fno-pie`: This is needed for relocatable kernels which use `-fPIE`, since + otherwise, any access to a global symbol would go through the GOT which is + only relocated virtually. +- `-mcmodel=medany`: Any access to a global symbol must be PC-relative to avoid + any relocations to happen before the MMU is setup. +- *all* instrumentation must also be disabled (that includes KASAN, ftrace and + others). + +As using a symbol from a different compilation unit requires this unit to be +compiled with those flags, we advise, as much as possible, not to use external +symbols. diff --git a/Documentation/riscv/index.rst b/Documentation/riscv/index.rst index 175a91db0200..1f66062def6d 100644 --- a/Documentation/riscv/index.rst +++ b/Documentation/riscv/index.rst @@ -5,6 +5,7 @@ RISC-V architecture .. toctree:: :maxdepth: 1 + boot boot-image-header vm-layout hwprobe -- 2.39.2