Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <a155ebb791d3aefce5db32658e3c519a1cfac1f6.camel@xry111.site>
Subject: Re: A question about prefetchw detection in "x86/asm: Cleanup
 prefetch primitives"
From:   Xi Ruoyao <xry111@xry111.site>
To:     Borislav Petkov <bp@alien8.de>
Cc:     x86@kernel.org, linux-kernel@vger.kernel.org,
        Thomas Gleixner <tglx@linutronix.de>
Date:   Wed, 21 Jun 2023 19:18:24 +0800
In-Reply-To: <20230621111346.GFZJLbavDw1JiLi34n@fat_crate.local>
References: <0b663d8f6802e8dbf443397718234bcb6d0811c8.camel@xry111.site>
         <20230621111346.GFZJLbavDw1JiLi34n@fat_crate.local>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
User-Agent: Evolution 3.48.3 
MIME-Version: 1.0
Precedence: bulk

On Wed, 2023-06-21 at 13:13 +0200, Borislav Petkov wrote:
> On Wed, Jun 21, 2023 at 06:57:40PM +0800, Xi Ruoyao wrote:
> > I intend to implement the same logic for Glibc.=C2=A0 I can understand =
"3DNow
> > implies PREFETCHW", but is there a bibliographical reference about "LM
> > implies PREFETCHW" so I can convince the Glibc maintainers for the
> > change?
>=20
> https://www.amd.com/system/files/TechDocs/24594.pdf

Thanks very much!


--=20
Xi Ruoyao <xry111@xry111.site>
School of Aerospace Science and Technology, Xidian University