Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp9302907rwd; Wed, 21 Jun 2023 05:55:34 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7JG0ox0j1zfA8P1yjRNxxvUHkz7el4kS3NQggWUvkEKcrxPRFnMP8h20uGBeiwsnBu98Q9 X-Received: by 2002:a17:90b:4a05:b0:256:35f0:a2b0 with SMTP id kk5-20020a17090b4a0500b0025635f0a2b0mr14632478pjb.0.1687352133936; Wed, 21 Jun 2023 05:55:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687352133; cv=none; d=google.com; s=arc-20160816; b=CiNuxc8FLPBOZsyrpO9HsB7crX+n+lss9UPVtJYAEpKZ4cfutoVLVSdDlwgTtc/tRt 8Taxokr+8vAEXZSpFOI4cPyO+Uv8dU2bSlEwm06Ml33yB/8BXK/kY/Qgunt4xWTf4E7z YVuiXQCSNQQH51/SsntbtNV1Ux/hRGrA379xnzfiM45DMUKy/ydV5DjKD5uaN496JPX6 6gnjDdPXB0sEeZpT75JVSbosIWFbl5HIU+r/8HY+KC3lj2thHcTtPw9k9R+bQ1G82Knf GqJC94HDoRLoBULHAwE2nWm1KYwTF7SSKNxd99N03TA0yFYYkj4kOhpaAly1HNVhucLb oyRw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=u5W5LDwMI4yeRuSo5i8rWYOa2ALM9dIobhV8MGUpltQ=; b=XaEcoiYIUelvncQLTTGUFWSnOridv/f2vJoaRCjyg+bLwey3VvVrDoOgyK1+CLSD8d VBo1HQaYsTQEuNDE3KgsQyvpwdby7YdQdNqWCNQroXVG8RcPhzgfaXguGaNoQQvW/GLu Ni8QKfHAzB40L8170Nux1FD1vq/dQHzw9gZoYknzvw7fBE1Z9IvBiGZUIpZnzPU00yXU 0RBDCby2ecGLbMdZ3I0gJKaJBfip+5GU9O3Zn746MQ0raCzjaaBTdUZNz8ufw6LVQCeu NIYt5BuG72Tg0wUhB8wtu2a//1Ul+DGSQe3o3IoueeezVvNhJLj9ED6ijble/olrFEhz S32g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=JXGjFARo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id c4-20020a17090a1d0400b0025c26968058si4159538pjd.5.2023.06.21.05.55.20; Wed, 21 Jun 2023 05:55:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=JXGjFARo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231646AbjFUMUA (ORCPT + 99 others); Wed, 21 Jun 2023 08:20:00 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44702 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231720AbjFUMT4 (ORCPT ); Wed, 21 Jun 2023 08:19:56 -0400 Received: from mail-ed1-x536.google.com (mail-ed1-x536.google.com [IPv6:2a00:1450:4864:20::536]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EE29F1713 for ; Wed, 21 Jun 2023 05:19:53 -0700 (PDT) Received: by mail-ed1-x536.google.com with SMTP id 4fb4d7f45d1cf-51bdf2840bcso427859a12.3 for ; Wed, 21 Jun 2023 05:19:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1687349992; x=1689941992; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=u5W5LDwMI4yeRuSo5i8rWYOa2ALM9dIobhV8MGUpltQ=; b=JXGjFARoK/u83e0P1OzfLI2DgYTHHWe9izVzHi5fjJLlXKy/BDLEx50QdS0dwYOrWq 19hWqYYXYyZp5H8wm5tKDYPY9nb0JrteBibwKBtMR3kDrhnCz03cp7gptpw4OBTtP1w2 3S4ad2bs77/6cmOWJ4FypxAEK+S3UfMKBVhfxF6B01PFW73BwAKnlvE0NoolDL4H1FzW g2r7iLx/xkBnx4IlQArZjvNTw/GZpNMf5JcQFd0OfB31mY8hXXz92dbKfJxwPEtX1Gjf FyF9Olodl4B/fSzw+BFxHY+TtnDdWpCOJxhF4UsDk+5tFkhBuJAMXejC9ptg+l+Huqnm JorA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1687349992; x=1689941992; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=u5W5LDwMI4yeRuSo5i8rWYOa2ALM9dIobhV8MGUpltQ=; b=DxhKmMKRhhWvQjBxssWaToUG2/sPo5ZBZdsOT/NbVElGQh7nobWmb0OV3l8KmkTVr4 BrvprrfDzjBzfTsoq7S6v1qRFaNi1pCvjnp499ymgarBx88qh22CD4+2uz8IKBFvvZVh 1FTKLDSp75T1KFbx+XjZv9lJqhMhAq9T1ADPZIF8ZLRtdr7Qg3FUWDbT7Ou8fWFzMdjZ 90IdbNKCcmKv+HJDd06IL4JEqd02adbdrHPUhreDj1ALvZlUuopEsxqp4g3GZdd0iY+1 U0aC8QC7HFf+46sizHYg7sbmZ7hInWWmByWHzLgHBZrx4WmW9pxEZCmE+whwhu0f/s7F pK5A== X-Gm-Message-State: AC+VfDyHbP3g1XAscJVQYmn8c/GwITihJh8ayKRlNofyRyrsG3GkfVcR F6r5fmhGdSHn6xfeYAwCWRph4w== X-Received: by 2002:aa7:d585:0:b0:51a:3b59:20f with SMTP id r5-20020aa7d585000000b0051a3b59020fmr10338692edq.36.1687349992300; Wed, 21 Jun 2023 05:19:52 -0700 (PDT) Received: from localhost (2001-1ae9-1c2-4c00-20f-c6b4-1e57-7965.ip6.tmcz.cz. [2001:1ae9:1c2:4c00:20f:c6b4:1e57:7965]) by smtp.gmail.com with ESMTPSA id x7-20020aa7cd87000000b0051830f22825sm2597336edv.90.2023.06.21.05.19.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 Jun 2023 05:19:51 -0700 (PDT) Date: Wed, 21 Jun 2023 14:19:50 +0200 From: Andrew Jones To: Alexandre Ghiti Cc: Jonathan Corbet , Paul Walmsley , Palmer Dabbelt , Albert Ou , Conor Dooley , Sunil V L , Song Shuai , linux-doc@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, =?utf-8?B?QmrDtnJuIFTDtnBlbA==?= Subject: Re: [PATCH v2 2/3] Documentation: riscv: Add early boot document Message-ID: <20230621-d6da578719f8af903d6746ef@orel> References: <20230621072234.9900-1-alexghiti@rivosinc.com> <20230621072234.9900-2-alexghiti@rivosinc.com> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20230621072234.9900-2-alexghiti@rivosinc.com> X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jun 21, 2023 at 09:22:33AM +0200, Alexandre Ghiti wrote: > This document describes the constraints and requirements of the early > boot process in a RISC-V kernel. > > Signed-off-by: Alexandre Ghiti > Reviewed-by: Bj?rn T?pel > --- > Documentation/riscv/boot-image-header.rst | 3 - > Documentation/riscv/boot.rst | 170 ++++++++++++++++++++++ > Documentation/riscv/index.rst | 1 + > 3 files changed, 171 insertions(+), 3 deletions(-) > create mode 100644 Documentation/riscv/boot.rst > > diff --git a/Documentation/riscv/boot-image-header.rst b/Documentation/riscv/boot-image-header.rst > index d7752533865f..a4a45310c4c4 100644 > --- a/Documentation/riscv/boot-image-header.rst > +++ b/Documentation/riscv/boot-image-header.rst > @@ -7,9 +7,6 @@ Boot image header in RISC-V Linux > > This document only describes the boot image header details for RISC-V Linux. > > -TODO: > - Write a complete booting guide. > - > The following 64-byte header is present in decompressed Linux kernel image:: > > u32 code0; /* Executable code */ > diff --git a/Documentation/riscv/boot.rst b/Documentation/riscv/boot.rst > new file mode 100644 > index 000000000000..019ee818686d > --- /dev/null > +++ b/Documentation/riscv/boot.rst > @@ -0,0 +1,170 @@ > +.. SPDX-License-Identifier: GPL-2.0 > + > +=============================================== > +RISC-V Kernel Boot Requirements and Constraints > +=============================================== > + > +:Author: Alexandre Ghiti > +:Date: 23 May 2023 > + > +This document describes what the RISC-V kernel expects from bootloaders and > +firmware, but also the constraints that any developer must have in mind when > +touching the early boot process. For the purposes of this document, the > +'early boot process' refers to any code that runs before the final virtual > +mapping is set up. > + > +Pre-kernel Requirements and Constraints > +======================================= > + > +The RISC-V kernel expects the following of bootloaders and platform firmware: > + > +Register state > +-------------- > + > +The RISC-V kernel expects: > + > + * `$a0` to contain the hartid of the current core. > + * `$a1` to contain the address of the devicetree in memory. > + > +CSR state > +--------- > + > +The RISC-V kernel expects: > + > + * `$satp = 0`: the MMU, if present, must be disabled. > + > +Reserved memory for resident firmware > +------------------------------------- > + > +The RISC-V kernel must not map any resident memory, or memory protected with > +PMPs, in the direct mapping, so the firmware must correctly mark those regions > +as per the devicetree?specification and/or the UEFI specification. > + > +Kernel location > +--------------- > + > +The RISC-V kernel expects to be placed at a PMD boundary (2MB aligned for rv64 > +and 4MB aligned for rv32). Note that the EFI stub will physically relocate the > +kernel if that's not the case. > + > +Hardware description > +-------------------- > + > +The firmware can pass either a devicetree or ACPI tables to the RISC-V kernel. > + > +The devicetree is either passed directly to the kernel from the previous stage > +using the `$a1` register, or when booting with UEFI, it can be passed using the > +EFI configuration table. > + > +The ACPI tables are passed to the kernel using the EFI configuration table. In > +this case, a tiny devicetree is still created by the EFI stub. Please refer to > +"EFI stub and devicetree" tree section below for details about this devicetree. ^ redundant 'tree' here > + > +Kernel entrance > +--------------- > + > +On SMP systems, there are 2 methods to enter the kernel: > + > +- `RISCV_BOOT_SPINWAIT`: the firmware releases all harts in the kernel, one hart > + wins a lottery and executes the early boot code while the other harts are > + parked waiting for the initialization to finish. This method is mostly used to > + support older firmwares without SBI HSM extension and M-mode RISC-V kernel. > +- `Ordered booting`: the firmware releases only one hart that will execute the > + initialization phase and then will start all other harts using the SBI HSM > + extension. The ordered booting method is the preferred booting method for > + booting the RISC-V kernel because it can support cpu hotplug and kexec. > + > +UEFI > +---- > + > +UEFI memory map > +~~~~~~~~~~~~~~~ > + > +When booting with UEFI, the RISC-V kernel will use only the EFI memory map to > +populate the system memory. > + > +The UEFI firmware must parse the subnodes of the `/reserved-memory` devicetree > +node and abide by the devicetree specification to convert the attributes of > +those subnodes (`no-map` and `reusable`) into their correct EFI equivalent > +(refer to section "3.5.4 /reserved-memory and UEFI" of the devicetree > +specification v0.4-rc1). > + > +RISCV_EFI_BOOT_PROTOCOL > +~~~~~~~~~~~~~~~~~~~~~~~ > + > +When booting with UEFI, the EFI stub requires the boot hartid in order to pass > +it to the RISC-V kernel in `$a1`. The EFI stub retrieves the boot hartid using > +one of the following methods: > + > +- `RISCV_EFI_BOOT_PROTOCOL` (**preferred**). > +- `boot-hartid` devicetree subnode (**deprecated**). > + > +Any new firmware must implement `RISCV_EFI_BOOT_PROTOCOL` as the devicetree > +based approach is deprecated now. > + > +Early Boot Requirements and Constraints > +======================================= > + > +The RISC-V kernel's early boot process operates under the following constraints: > + > +EFI stub and devicetree > +----------------------- > + > +When booting with UEFI, the devicetree is supplemented (or created) by the EFI > +stub with the same parameters as arm64 which are described at the paragraph > +"UEFI kernel support on ARM" in Documentation/arm/uefi.rst. > + > +Virtual mapping installation > +---------------------------- > + > +The installation of the virtual mapping is done in 2 steps in the RISC-V kernel: > + > +1. :c:func:`setup_vm` installs a temporary kernel mapping in > + :c:var:`early_pg_dir` which allows discovery of the system memory. Only the > + kernel text/data are mapped at this point. When establishing this mapping, no > + allocation can be done (since the system memory is not known yet), so > + :c:var:`early_pg_dir` page table is statically allocated (using only one > + table for each level). > + > +2. :c:func:`setup_vm_final` creates the final kernel mapping in > + :c:var:`swapper_pg_dir` and takes advantage of the discovered system memory > + to create the linear mapping. When establishing this mapping, the kernel > + can allocate memory but cannot access it directly (since the direct mapping > + is not present yet), so it uses temporary mappings in the fixmap region to > + be able to access the newly allocated page table levels. > + > +For :c:func:`virt_to_phys` and :c:func:`phys_to_virt` to be able to correctly > +convert direct mapping addresses to physical addresses, they need to know the > +start of the DRAM. This happens after step 1, right before step 2 installs the > +direct mapping (see :c:func:`setup_bootmem` function in arch/riscv/mm/init.c). > +Any usage of those macros before the final virtual mapping is installed must > +be carefully examined. > + > +Device-tree mapping via fixmap > +------------------------------ > + > +The RISC-V kernel uses the fixmap region to map the devicetree because the > +devicetree virtual mapping must remain the same between :c:func:`setup_vm` and > +:c:func:`setup_vm_final` calls since the :c:var:`reserved_mem` array is > +initialized with virtual addresses established by :c:func:`setup_vm` and used > +with the mapping established by :c:func:`setup_vm_final`. > + > +Pre-MMU execution > +----------------- > + > +A few pieces of code need to run before even the first virtual mapping is > +established. These are the installation of the first virtual mapping itself, > +patching of early alternatives and the early parsing of the kernel command line. > +That code must be very carefully compiled as: > + > +- `-fno-pie`: This is needed for relocatable kernels which use `-fPIE`, since > + otherwise, any access to a global symbol would go through the GOT which is > + only relocated virtually. > +- `-mcmodel=medany`: Any access to a global symbol must be PC-relative to avoid > + any relocations to happen before the MMU is setup. > +- *all* instrumentation must also be disabled (that includes KASAN, ftrace and > + others). > + > +As using a symbol from a different compilation unit requires this unit to be > +compiled with those flags, we advise, as much as possible, not to use external > +symbols. > diff --git a/Documentation/riscv/index.rst b/Documentation/riscv/index.rst > index 175a91db0200..1f66062def6d 100644 > --- a/Documentation/riscv/index.rst > +++ b/Documentation/riscv/index.rst > @@ -5,6 +5,7 @@ RISC-V architecture > .. toctree:: > :maxdepth: 1 > > + boot > boot-image-header > vm-layout > hwprobe > -- > 2.39.2 > Otherwise looks good to me. Thanks, drew