Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp10561197rwd; Thu, 22 Jun 2023 01:25:51 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7eve5eKoyGLW9m5LL9SP97tJDEsSFURCCM0NIGTFxZEwP/yCko36Ksq1f3qq/902l9F/0f X-Received: by 2002:aca:2109:0:b0:398:6495:5a9b with SMTP id 9-20020aca2109000000b0039864955a9bmr16420785oiz.5.1687422350833; Thu, 22 Jun 2023 01:25:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687422350; cv=none; d=google.com; s=arc-20160816; b=ddwyRZmd4kr4Tm7jxeVfXV6hH685Ws0ZGkAIgaORLFBXUp2+3n6IdYgIOa4flTitlt zcng7E7a2vyiEGPeHA0fCPM2b+i98Only653sD5QeWIxMmvD+/F8MrB7UkERn5XaqYOl j34d7oMo1TpG8qzVLrw0v0Qj0t1nyaDZDfY7/39XenDjgbxlcoj/xZqDdCYxTiF18IPl uQyc9YFNmPymJPRMymwksleuf8WLEm9trleC0ObVzCd7mf9CZCZKLHgx6CwivnHumc9P HaR5P0cK4ETY/jLdHzXlVw/WcRmHAaQ6K8zJ8VKjlt3g0SJItUz9iz86bkTLuheCkAJc zAqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=9165t1I/uhRF5KMhHJE8BVUjT2kznhbBzSsVByfD1j8=; b=gLGhf/B9auAkb9KbIKjxW1sFcRhfQGTgvAwXl+4DJLqoUPLBsW6SMs20EuchGCjg5r tD/yNWAP23VQNIeUyYnj5jmVYliU8HJhCCvmiwHPkTa79T9Ro8Zcxd+EyyxzuTBtBeUZ vyquiHy/kbDC2O3T/OigQIu157WNjCIpPJW+uiVW8yW2Vdy3k0dMybC/dqhqjN5mKHyo ZqaHfvDMfT8aD0lNubuYV5SFp/SYCnCj9KePbNtNKBJAU+2hq/M6yhCWom4wBR+BD/+z GBKfhosdh45VXsU+n2R/V92QemOLQ/2/wLT6yIiVgPpQCqacCwHNqeXmpg7EvXY1+1nR pmkA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=b76e0IWl; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id lr8-20020a17090b4b8800b0025e8b20ef05si15152892pjb.130.2023.06.22.01.25.38; Thu, 22 Jun 2023 01:25:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=b76e0IWl; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229946AbjFVITq (ORCPT + 99 others); Thu, 22 Jun 2023 04:19:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38102 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230062AbjFVITl (ORCPT ); Thu, 22 Jun 2023 04:19:41 -0400 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.129.124]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5846F1BCD for ; Thu, 22 Jun 2023 01:18:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1687421910; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=9165t1I/uhRF5KMhHJE8BVUjT2kznhbBzSsVByfD1j8=; b=b76e0IWlozi8Uceg3duJ/H0NciSSCvTgQt+glXQbFK2fHhMtfglOdQlcojoLUEnma+AzMG 4xANRTqOWQGL8Kp1EISbE84/6u8FYab9ZNhyg7MFAOqMn4iCeS+7TTCS//tTmwgYaq4h7F xLJahFCuFtq+RwepG+ciGSE7j1CepKE= Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-349-UMJlaZbHMGSiQrTh5zB2jA-1; Thu, 22 Jun 2023 04:18:28 -0400 X-MC-Unique: UMJlaZbHMGSiQrTh5zB2jA-1 Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-51a5c1e9fbdso480256a12.1 for ; Thu, 22 Jun 2023 01:18:28 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1687421907; x=1690013907; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=9165t1I/uhRF5KMhHJE8BVUjT2kznhbBzSsVByfD1j8=; b=C3NtZw8aTHj2jQR23uOqNpvSKoes1PMr5TIHLmh/SuRmHh2tqjcZSZlVSW9mroi4ju WKEVxkolpEvHc3ew39gBsk42vL0czCUE993uD1DGwSDRasT+1Rg1z/Vs6V7fc4Z/4gVY +yVyCrL3w1YFmoyc4ycaU/JwDMxi2hOkSYXTVUNOkJJ75rTJ6gzbfUO+QpfZ7tv+iBYc CY+GQYybu7Gnpf5iFhAWbLw7PA6VB1J8d/ceZYB+nC/TR/9BBDtMWOm7YGbP3M9d3otJ lhgifvuRteGSORTOuV13ko9HYOiQrxni6frSykLLG6grxAyAlT6hUTvwl0lTWy0AwGLc 4LYg== X-Gm-Message-State: AC+VfDxPvyIw6BcPIMsc6soQSido5wkfaCAF9JalEUVX0Sm5COBSE906 HNkCY0rCTZ+GePsbDVPN+FKCSytzJWe/4VQq5ur5+4dSf7D330xtW+NpUjkyBVkj2yf3w6budEu wRe8/QhHJRhfKInykCqn3fefG X-Received: by 2002:a05:6402:1d49:b0:51b:d59f:8518 with SMTP id dz9-20020a0564021d4900b0051bd59f8518mr5910641edb.16.1687421907429; Thu, 22 Jun 2023 01:18:27 -0700 (PDT) X-Received: by 2002:a05:6402:1d49:b0:51b:d59f:8518 with SMTP id dz9-20020a0564021d4900b0051bd59f8518mr5910591edb.16.1687421907045; Thu, 22 Jun 2023 01:18:27 -0700 (PDT) Received: from ?IPV6:2001:1c00:c32:7800:5bfa:a036:83f0:f9ec? (2001-1c00-0c32-7800-5bfa-a036-83f0-f9ec.cable.dynamic.v6.ziggo.nl. [2001:1c00:c32:7800:5bfa:a036:83f0:f9ec]) by smtp.gmail.com with ESMTPSA id s6-20020a056402014600b0051bdf152295sm1639168edu.76.2023.06.22.01.18.25 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 22 Jun 2023 01:18:26 -0700 (PDT) Message-ID: <0652c9c8-27ee-0af9-9aa8-a2909142d405@redhat.com> Date: Thu, 22 Jun 2023 10:18:25 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.12.0 Subject: Re: [PATCH net-next 1/6] platform/x86: intel_pmc_core: Add IPC mailbox accessor function and add SoC register access To: Choong Yong Liang , Rajneesh Bhardwaj , David E Box , Mark Gross , Jose Abreu , Andrew Lunn , Heiner Kallweit , Russell King , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , =?UTF-8?Q?Marek_Beh=c3=ban?= , Jean Delvare , Guenter Roeck , Giuseppe Cavallaro , Alexandre Torgue , Jose Abreu , Maxime Coquelin , Richard Cochran , Philipp Zabel , Alexei Starovoitov , Daniel Borkmann , Jesper Dangaard Brouer , John Fastabend , Wong Vee Khee , Jon Hunter , Jesse Brandeburg , Revanth Kumar Uppala , Shenwei Wang , Andrey Konovalov , Jochen Henneberg Cc: netdev@vger.kernel.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, platform-driver-x86@vger.kernel.org, linux-hwmon@vger.kernel.org, bpf@vger.kernel.org, Voon Wei Feng , Tee Min , Michael Sit Wei Hong , Lai Peter Jun Ann References: <20230622041905.629430-1-yong.liang.choong@linux.intel.com> <20230622041905.629430-2-yong.liang.choong@linux.intel.com> Content-Language: en-US, nl From: Hans de Goede In-Reply-To: <20230622041905.629430-2-yong.liang.choong@linux.intel.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-2.2 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A, RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H5,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE, SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On 6/22/23 06:19, Choong Yong Liang wrote: > From: "David E. Box" > > - Exports intel_pmc_core_ipc() for host access to the PMC IPC mailbox > - Add support to use IPC command allows host to access SoC registers > through PMC firmware that are otherwise inaccessible to the host due to > security policies. > > Signed-off-by: David E. Box > Signed-off-by: Chao Qin > Signed-off-by: Choong Yong Liang This seem to be 2 patches in 1: 1. Move core.h to include/linux/intel_pmc_core.h 2. The actual adding of IPC mailbox accessor function and add SoC register access I wonder if you really need to move the entire core.h ? IMHO it would be better to just add a new header with just the bits which you actually need to export the desired functionality. If you do believe that you really need to move core.h please split this into 2 separate patches and please place the header in a x86 specific place, e.g. : include/linux/platform_data/x86/ Also note that a somewhat big refactor, to add support for multiple PMCs for Meteor Lake is on its way to linux-next. Currently this is available in my review-hans branch: https://git.kernel.org/pub/scm/linux/kernel/git/pdx86/platform-drivers-x86.git/log/?h=review-hans Please base a next version of this on this. There also is the question of how to merge this. Assuming this is ready for merging once 6.5-rc1 is out then I can merge this intel_pmc_core change into an immutable branch and send a pull-req to the net folks for this. Regards, Hans > --- > MAINTAINERS | 1 + > drivers/platform/x86/intel/pmc/adl.c | 2 +- > drivers/platform/x86/intel/pmc/cnp.c | 2 +- > drivers/platform/x86/intel/pmc/core.c | 63 ++++++++++++++++++- > drivers/platform/x86/intel/pmc/icl.c | 2 +- > drivers/platform/x86/intel/pmc/mtl.c | 2 +- > drivers/platform/x86/intel/pmc/spt.c | 2 +- > drivers/platform/x86/intel/pmc/tgl.c | 2 +- > .../core.h => include/linux/intel_pmc_core.h | 27 +++++++- > 9 files changed, 95 insertions(+), 8 deletions(-) > rename drivers/platform/x86/intel/pmc/core.h => include/linux/intel_pmc_core.h (95%) > > diff --git a/MAINTAINERS b/MAINTAINERS > index cb14589d14ab..bdb08a79a5f8 100644 > --- a/MAINTAINERS > +++ b/MAINTAINERS > @@ -10581,6 +10581,7 @@ L: platform-driver-x86@vger.kernel.org > S: Maintained > F: Documentation/ABI/testing/sysfs-platform-intel-pmc > F: drivers/platform/x86/intel/pmc/ > +F: include/linux/intel_pmc_core* > > INTEL PMIC GPIO DRIVERS > M: Andy Shevchenko > diff --git a/drivers/platform/x86/intel/pmc/adl.c b/drivers/platform/x86/intel/pmc/adl.c > index 5cbd40979f2a..b6a376c536c0 100644 > --- a/drivers/platform/x86/intel/pmc/adl.c > +++ b/drivers/platform/x86/intel/pmc/adl.c > @@ -8,7 +8,7 @@ > * > */ > > -#include "core.h" > +#include > > /* Alder Lake: PGD PFET Enable Ack Status Register(s) bitmap */ > const struct pmc_bit_map adl_pfear_map[] = { > diff --git a/drivers/platform/x86/intel/pmc/cnp.c b/drivers/platform/x86/intel/pmc/cnp.c > index 7fb38815c4eb..504034cc5ec3 100644 > --- a/drivers/platform/x86/intel/pmc/cnp.c > +++ b/drivers/platform/x86/intel/pmc/cnp.c > @@ -8,7 +8,7 @@ > * > */ > > -#include "core.h" > +#include > > /* Cannon Lake: PGD PFET Enable Ack Status Register(s) bitmap */ > const struct pmc_bit_map cnp_pfear_map[] = { > diff --git a/drivers/platform/x86/intel/pmc/core.c b/drivers/platform/x86/intel/pmc/core.c > index da6e7206d38b..0d60763c5144 100644 > --- a/drivers/platform/x86/intel/pmc/core.c > +++ b/drivers/platform/x86/intel/pmc/core.c > @@ -16,6 +16,7 @@ > #include > #include > #include > +#include > #include > #include > #include > @@ -26,7 +27,9 @@ > #include > #include > > -#include "core.h" > +#define PMC_IPCS_PARAM_COUNT 7 > + > +static const struct x86_cpu_id *pmc_cpu_id; > > /* Maximum number of modes supported by platfoms that has low power mode capability */ > const char *pmc_lpm_modes[] = { > @@ -53,6 +56,63 @@ const struct pmc_bit_map msr_map[] = { > {} > }; > > +int intel_pmc_core_ipc(struct pmc_ipc_cmd *ipc_cmd, u32 *rbuf) > +{ > + struct acpi_buffer buffer = { ACPI_ALLOCATE_BUFFER, NULL }; > + union acpi_object params[PMC_IPCS_PARAM_COUNT] = { > + {.type = ACPI_TYPE_INTEGER,}, > + {.type = ACPI_TYPE_INTEGER,}, > + {.type = ACPI_TYPE_INTEGER,}, > + {.type = ACPI_TYPE_INTEGER,}, > + {.type = ACPI_TYPE_INTEGER,}, > + {.type = ACPI_TYPE_INTEGER,}, > + {.type = ACPI_TYPE_INTEGER,}, > + }; > + struct acpi_object_list arg_list = { PMC_IPCS_PARAM_COUNT, params }; > + union acpi_object *obj; > + int status; > + > + if (!pmc_cpu_id || !ipc_cmd || !rbuf) > + return -EINVAL; > + > + /* > + * 0: IPC Command > + * 1: IPC Sub Command > + * 2: Size > + * 3-6: Write Buffer for offset > + */ > + params[0].integer.value = ipc_cmd->cmd; > + params[1].integer.value = ipc_cmd->sub_cmd; > + params[2].integer.value = ipc_cmd->size; > + params[3].integer.value = ipc_cmd->wbuf[0]; > + params[4].integer.value = ipc_cmd->wbuf[1]; > + params[5].integer.value = ipc_cmd->wbuf[2]; > + params[6].integer.value = ipc_cmd->wbuf[3]; > + > + status = acpi_evaluate_object(NULL, "\\IPCS", &arg_list, &buffer); > + if (ACPI_FAILURE(status)) > + return -ENODEV; > + > + obj = buffer.pointer; > + /* Check if the number of elements in package is 5 */ > + if (obj && obj->type == ACPI_TYPE_PACKAGE && obj->package.count == 5) { > + const union acpi_object *objs = obj->package.elements; > + > + if ((u8)objs[0].integer.value != 0) > + return -EINVAL; > + > + rbuf[0] = objs[1].integer.value; > + rbuf[1] = objs[2].integer.value; > + rbuf[2] = objs[3].integer.value; > + rbuf[3] = objs[4].integer.value; > + } else { > + return -EINVAL; > + } > + > + return 0; > +} > +EXPORT_SYMBOL(intel_pmc_core_ipc); > + > static inline u32 pmc_core_reg_read(struct pmc_dev *pmcdev, int reg_offset) > { > return readl(pmcdev->regbase + reg_offset); > @@ -1130,6 +1190,7 @@ static int pmc_core_probe(struct platform_device *pdev) > mutex_init(&pmcdev->lock); > core_init(pmcdev); > > + pmc_cpu_id = cpu_id; > > if (lpit_read_residency_count_address(&slp_s0_addr)) { > pmcdev->base_addr = PMC_BASE_ADDR_DEFAULT; > diff --git a/drivers/platform/x86/intel/pmc/icl.c b/drivers/platform/x86/intel/pmc/icl.c > index 2f11b1a6daeb..f18048ff9382 100644 > --- a/drivers/platform/x86/intel/pmc/icl.c > +++ b/drivers/platform/x86/intel/pmc/icl.c > @@ -8,7 +8,7 @@ > * > */ > > -#include "core.h" > +#include > > const struct pmc_bit_map icl_pfear_map[] = { > {"RES_65", BIT(0)}, > diff --git a/drivers/platform/x86/intel/pmc/mtl.c b/drivers/platform/x86/intel/pmc/mtl.c > index e8cc156412ce..7897f5fe9881 100644 > --- a/drivers/platform/x86/intel/pmc/mtl.c > +++ b/drivers/platform/x86/intel/pmc/mtl.c > @@ -9,7 +9,7 @@ > */ > > #include > -#include "core.h" > +#include > > const struct pmc_reg_map mtl_reg_map = { > .pfear_sts = ext_tgl_pfear_map, > diff --git a/drivers/platform/x86/intel/pmc/spt.c b/drivers/platform/x86/intel/pmc/spt.c > index e16982236778..95ce490cf5d6 100644 > --- a/drivers/platform/x86/intel/pmc/spt.c > +++ b/drivers/platform/x86/intel/pmc/spt.c > @@ -8,7 +8,7 @@ > * > */ > > -#include "core.h" > +#include > > const struct pmc_bit_map spt_pll_map[] = { > {"MIPI PLL", SPT_PMC_BIT_MPHY_CMN_LANE0}, > diff --git a/drivers/platform/x86/intel/pmc/tgl.c b/drivers/platform/x86/intel/pmc/tgl.c > index c245ada849d0..a1719d809497 100644 > --- a/drivers/platform/x86/intel/pmc/tgl.c > +++ b/drivers/platform/x86/intel/pmc/tgl.c > @@ -8,7 +8,7 @@ > * > */ > > -#include "core.h" > +#include > > #define ACPI_S0IX_DSM_UUID "57a6512e-3979-4e9d-9708-ff13b2508972" > #define ACPI_GET_LOW_MODE_REGISTERS 1 > diff --git a/drivers/platform/x86/intel/pmc/core.h b/include/linux/intel_pmc_core.h > similarity index 95% > rename from drivers/platform/x86/intel/pmc/core.h > rename to include/linux/intel_pmc_core.h > index 9ca9b9746719..82810e8b92a2 100644 > --- a/drivers/platform/x86/intel/pmc/core.h > +++ b/include/linux/intel_pmc_core.h > @@ -250,7 +250,16 @@ enum ppfear_regs { > #define MTL_LPM_STATUS_OFFSET 0x1700 > #define MTL_LPM_LIVE_STATUS_OFFSET 0x175C > > -extern const char *pmc_lpm_modes[]; > +#define IPC_SOC_REGISTER_ACCESS 0xAA > +#define IPC_SOC_SUB_CMD_READ 0x00 > +#define IPC_SOC_SUB_CMD_WRITE 0x01 > + > +struct pmc_ipc_cmd { > + u32 cmd; > + u32 sub_cmd; > + u32 size; > + u32 wbuf[4]; > +}; > > struct pmc_bit_map { > const char *name; > @@ -427,4 +436,20 @@ static const struct file_operations __name ## _fops = { \ > .release = single_release, \ > } > > +#if IS_ENABLED(CONFIG_INTEL_PMC_CORE) > +/** > + * intel_pmc_core_ipc() - PMC IPC Mailbox accessor > + * @ipc_cmd: struct pmc_ipc_cmd prepared with input to send > + * @rbuf: Allocated u32[4] array for returned IPC data > + * > + * Return: 0 on success. Non-zero on mailbox error > + */ > +int intel_pmc_core_ipc(struct pmc_ipc_cmd *ipc_cmd, u32 *rbuf); > +#else > +static inline int intel_pmc_core_ipc(struct pmc_ipc_cmd *ipc_cmd, u32 *rbuf) > +{ > + return -ENODEV; > +} > +#endif /* CONFIG_INTEL_PMC_CORE */ > + > #endif /* PMC_CORE_H */