Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp10754940rwd; Thu, 22 Jun 2023 04:32:53 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ73Rp3N8bkGIaONKFU5MjlqE+ByRainoVMcNzYXLrKkOxfbVJ77k/SBTW7r0ynk+8J5huh+ X-Received: by 2002:a05:6a00:2294:b0:66a:359f:6f6e with SMTP id f20-20020a056a00229400b0066a359f6f6emr6573897pfe.19.1687433573590; Thu, 22 Jun 2023 04:32:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687433573; cv=none; d=google.com; s=arc-20160816; b=ATEdSpp++6y9v/WSrQbaN4eKc6FWWpf8I5q1auyGVS8X4noXpJagu43m4QMSRfc6+3 X8Krp737pufzB4WP263+oUXXlGgeQa25VCN9SVglbAi3HXj0/2k9KCQz4KAVhi0EdfJZ 8NMPxaVlR2oONnoOOdIzxsOuq7hUxIzV23D5G82TcEpEWOhEX1vhGUmWnIb2UXUpeIt1 2w/xf4TMy1b4byN5/yF60gX5LnDpomKt2jeCluOBVZm7lAqvtLgYOk5UqZNIYlgP1Abk 04uO4hJ8XHwGOORRN5IuCvmdm0Z8MOdqzpRTK7xLdd7zFlce/RavMFAmms6z8BoxBdOd 4wnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=2Yr/RmxUKfwlxWRkEhdXYXYpho9qy+X7/1bQ2Wt3r68=; b=VTM7TIkJd/qlsiwhMZEsmvZd2CxewnAr+bxPUQBYTkGUaLq2jNE6EdOEjKctCTXVWv F4YAR+QizLFw1hlGp09DOuEH6YjhSYGPzOOwUv7ZGsr35MTJBTa89vZVDOaToHGbUEAa LXP7vorTz65FSf5Pr9uteHY+CBjBHOP3yg1pk1/70c6mvvexD71R48iKyt/SPonZZ2AJ O2FgNsI6U2llWnnzp+7RttzM9aIBGuLqA2dAwA8CmQRHpNXNw7TQoWcOMtGw6lcyekh1 kOx/lzy4/I4F5ZllXOoJ6xT5YNZw3qRT/TB+96YxbDIBa2DcDnODvLWTWQZb+5Btp/kp XIsg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=huawei.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h187-20020a6253c4000000b00668724d0816si6077887pfb.38.2023.06.22.04.32.40; Thu, 22 Jun 2023 04:32:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=huawei.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230387AbjFVLOc (ORCPT + 99 others); Thu, 22 Jun 2023 07:14:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59090 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230218AbjFVLOa (ORCPT ); Thu, 22 Jun 2023 07:14:30 -0400 Received: from frasgout.his.huawei.com (frasgout.his.huawei.com [185.176.79.56]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 850E310C1; Thu, 22 Jun 2023 04:14:28 -0700 (PDT) Received: from lhrpeml500005.china.huawei.com (unknown [172.18.147.207]) by frasgout.his.huawei.com (SkyGuard) with ESMTP id 4QmyP91RtCz67RCM; Thu, 22 Jun 2023 19:11:41 +0800 (CST) Received: from localhost (10.202.227.76) by lhrpeml500005.china.huawei.com (7.191.163.240) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Thu, 22 Jun 2023 12:14:24 +0100 Date: Thu, 22 Jun 2023 12:14:24 +0100 From: Jonathan Cameron To: Terry Bowman CC: , , , , , , , , , Subject: Re: [PATCH v6 07/27] cxl/core/regs: Add @dev to cxl_register_map Message-ID: <20230622121424.00004b46@Huawei.com> In-Reply-To: <20230622035126.4130151-8-terry.bowman@amd.com> References: <20230622035126.4130151-1-terry.bowman@amd.com> <20230622035126.4130151-8-terry.bowman@amd.com> Organization: Huawei Technologies Research and Development (UK) Ltd. X-Mailer: Claws Mail 4.1.0 (GTK 3.24.33; x86_64-w64-mingw32) MIME-Version: 1.0 Content-Type: text/plain; charset="US-ASCII" Content-Transfer-Encoding: 7bit X-Originating-IP: [10.202.227.76] X-ClientProxiedBy: lhrpeml500002.china.huawei.com (7.191.160.78) To lhrpeml500005.china.huawei.com (7.191.163.240) X-CFilter-Loop: Reflected X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H4,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 21 Jun 2023 22:51:06 -0500 Terry Bowman wrote: > From: Robert Richter > > The corresponding device of a register mapping is used for devm > operations and logging. For operations with struct cxl_register_map > the device needs to be kept track separately. To simpify the involved > function interfaces, add @dev to cxl_register_map. > > While at it also reorder function arguments of cxl_map_device_regs() > and cxl_map_component_regs() to have the object @cxl_register_map > first. > > In a result a bunch of functions are available to be used with a As a result? Not quite sure what this sentence means.. > @cxl_register_map object. > > This patch is in preparation of reworking the component register setup > code. > > Signed-off-by: Robert Richter > Signed-off-by: Terry Bowman I've no strong opinion on the reordering though I slightly prefer it as you have it after this. Will let Dan comment on whether he likes that or not. Reviewed-by: Jonathan Cameron > --- > drivers/cxl/core/hdm.c | 4 ++-- > drivers/cxl/core/regs.c | 18 ++++++++++++------ > drivers/cxl/cxl.h | 10 ++++++---- > drivers/cxl/pci.c | 23 +++++++++++------------ > 4 files changed, 31 insertions(+), 24 deletions(-) > > diff --git a/drivers/cxl/core/hdm.c b/drivers/cxl/core/hdm.c > index 7889ff203a34..5abfa9276dac 100644 > --- a/drivers/cxl/core/hdm.c > +++ b/drivers/cxl/core/hdm.c > @@ -85,6 +85,7 @@ static int map_hdm_decoder_regs(struct cxl_port *port, void __iomem *crb, > struct cxl_component_regs *regs) > { > struct cxl_register_map map = { > + .dev = &port->dev, > .resource = port->component_reg_phys, > .base = crb, > .max_size = CXL_COMPONENT_REG_BLOCK_SIZE, > @@ -97,8 +98,7 @@ static int map_hdm_decoder_regs(struct cxl_port *port, void __iomem *crb, > return -ENODEV; > } > > - return cxl_map_component_regs(&port->dev, regs, &map, > - BIT(CXL_CM_CAP_CAP_ID_HDM)); > + return cxl_map_component_regs(&map, regs, BIT(CXL_CM_CAP_CAP_ID_HDM)); > } > > static bool should_emulate_decoders(struct cxl_endpoint_dvsec_info *info) > diff --git a/drivers/cxl/core/regs.c b/drivers/cxl/core/regs.c > index 6c4b33133918..713e4a9ca35a 100644 > --- a/drivers/cxl/core/regs.c > +++ b/drivers/cxl/core/regs.c > @@ -199,9 +199,11 @@ void __iomem *devm_cxl_iomap_block(struct device *dev, resource_size_t addr, > return ret_val; > } > > -int cxl_map_component_regs(struct device *dev, struct cxl_component_regs *regs, > - struct cxl_register_map *map, unsigned long map_mask) > +int cxl_map_component_regs(struct cxl_register_map *map, > + struct cxl_component_regs *regs, > + unsigned long map_mask) > { > + struct device *dev = map->dev; > struct mapinfo { > struct cxl_reg_map *rmap; > void __iomem **addr; > @@ -231,10 +233,10 @@ int cxl_map_component_regs(struct device *dev, struct cxl_component_regs *regs, > } > EXPORT_SYMBOL_NS_GPL(cxl_map_component_regs, CXL); > > -int cxl_map_device_regs(struct device *dev, > - struct cxl_device_regs *regs, > - struct cxl_register_map *map) > +int cxl_map_device_regs(struct cxl_register_map *map, > + struct cxl_device_regs *regs) > { > + struct device *dev = map->dev; > resource_size_t phys_addr = map->resource; > struct mapinfo { > struct cxl_reg_map *rmap; > @@ -302,7 +304,11 @@ int cxl_find_regblock(struct pci_dev *pdev, enum cxl_regloc_type type, > u32 regloc_size, regblocks; > int regloc, i; > > - map->resource = CXL_RESOURCE_NONE; > + *map = (struct cxl_register_map) { > + .dev = &pdev->dev, > + .resource = CXL_RESOURCE_NONE, > + }; > + > regloc = pci_find_dvsec_capability(pdev, PCI_DVSEC_VENDOR_ID_CXL, > CXL_DVSEC_REG_LOCATOR); > if (!regloc) > diff --git a/drivers/cxl/cxl.h b/drivers/cxl/cxl.h > index 754cfe59ae37..bd68d5fabf21 100644 > --- a/drivers/cxl/cxl.h > +++ b/drivers/cxl/cxl.h > @@ -231,6 +231,7 @@ struct cxl_device_reg_map { > > /** > * struct cxl_register_map - DVSEC harvested register block mapping parameters > + * @dev: device for devm operations and logging > * @base: virtual base of the register-block-BAR + @block_offset > * @resource: physical resource base of the register block > * @max_size: maximum mapping size to perform register search > @@ -239,6 +240,7 @@ struct cxl_device_reg_map { > * @device_map: cxl_reg_maps for device registers > */ > struct cxl_register_map { > + struct device *dev; > void __iomem *base; > resource_size_t resource; > resource_size_t max_size; > @@ -253,11 +255,11 @@ void cxl_probe_component_regs(struct device *dev, void __iomem *base, > struct cxl_component_reg_map *map); > void cxl_probe_device_regs(struct device *dev, void __iomem *base, > struct cxl_device_reg_map *map); > -int cxl_map_component_regs(struct device *dev, struct cxl_component_regs *regs, > - struct cxl_register_map *map, > +int cxl_map_component_regs(struct cxl_register_map *map, > + struct cxl_component_regs *regs, > unsigned long map_mask); > -int cxl_map_device_regs(struct device *dev, struct cxl_device_regs *regs, > - struct cxl_register_map *map); > +int cxl_map_device_regs(struct cxl_register_map *map, > + struct cxl_device_regs *regs); > > enum cxl_regloc_type; > int cxl_find_regblock(struct pci_dev *pdev, enum cxl_regloc_type type, > diff --git a/drivers/cxl/pci.c b/drivers/cxl/pci.c > index 0872f2233ed0..0a89b96e6a8d 100644 > --- a/drivers/cxl/pci.c > +++ b/drivers/cxl/pci.c > @@ -274,9 +274,9 @@ static int cxl_pci_setup_mailbox(struct cxl_dev_state *cxlds) > return 0; > } > > -static int cxl_map_regblock(struct pci_dev *pdev, struct cxl_register_map *map) > +static int cxl_map_regblock(struct cxl_register_map *map) > { > - struct device *dev = &pdev->dev; > + struct device *dev = map->dev; > > map->base = ioremap(map->resource, map->max_size); > if (!map->base) { > @@ -288,18 +288,17 @@ static int cxl_map_regblock(struct pci_dev *pdev, struct cxl_register_map *map) > return 0; > } > > -static void cxl_unmap_regblock(struct pci_dev *pdev, > - struct cxl_register_map *map) > +static void cxl_unmap_regblock(struct cxl_register_map *map) > { > iounmap(map->base); > map->base = NULL; > } > > -static int cxl_probe_regs(struct pci_dev *pdev, struct cxl_register_map *map) > +static int cxl_probe_regs(struct cxl_register_map *map) > { > struct cxl_component_reg_map *comp_map; > struct cxl_device_reg_map *dev_map; > - struct device *dev = &pdev->dev; > + struct device *dev = map->dev; > void __iomem *base = map->base; > > switch (map->reg_type) { > @@ -346,12 +345,12 @@ static int cxl_setup_regs(struct pci_dev *pdev, enum cxl_regloc_type type, > if (rc) > return rc; > > - rc = cxl_map_regblock(pdev, map); > + rc = cxl_map_regblock(map); > if (rc) > return rc; > > - rc = cxl_probe_regs(pdev, map); > - cxl_unmap_regblock(pdev, map); > + rc = cxl_probe_regs(map); > + cxl_unmap_regblock(map); > > return rc; > } > @@ -688,7 +687,7 @@ static int cxl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id) > if (rc) > return rc; > > - rc = cxl_map_device_regs(&pdev->dev, &cxlds->regs.device_regs, &map); > + rc = cxl_map_device_regs(&map, &cxlds->regs.device_regs); > if (rc) > return rc; > > @@ -703,8 +702,8 @@ static int cxl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id) > > cxlds->component_reg_phys = map.resource; > > - rc = cxl_map_component_regs(&pdev->dev, &cxlds->regs.component, > - &map, BIT(CXL_CM_CAP_CAP_ID_RAS)); > + rc = cxl_map_component_regs(&map, &cxlds->regs.component, > + BIT(CXL_CM_CAP_CAP_ID_RAS)); > if (rc) > dev_dbg(&pdev->dev, "Failed to map RAS capability.\n"); >