Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp11013649rwd; Thu, 22 Jun 2023 07:43:07 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ47EIbpFMIPSgXdNGvTuWH4CZl3AR03ArZQCUOEqy8ac2VqAar4ewqtfupdBv/4Dnzt7BPx X-Received: by 2002:a17:902:ecc2:b0:1b5:561a:5c9a with SMTP id a2-20020a170902ecc200b001b5561a5c9amr10646383plh.39.1687444986951; Thu, 22 Jun 2023 07:43:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687444986; cv=none; d=google.com; s=arc-20160816; b=FDFwZLKYjjrhwBR5p5EwqoMhe2ETqDbIYwYhFRdIR3GdY8YXmpu2MAYNu1LsSk6zLY fQQYPwc8EUdOjBGwZNYs3TPAqmrZa4bkCKqCiBZFCocWC2zt0pHcEtGEULZynvsQtHfQ fc9vTu1PBupELdlAzS/va5LJOJvmPOBSzFcHixTLIUI6GLdgPJu80o2BdERhL5abaaO1 JyDSD4+ZRayaMa2QEg1iqFXn9I2fHh1Jrh6K3rHRzsdXVy60Ljh12p4IHx30GCNWeNyS kFY9g/mzSyNxBQZtt0CiPxLrCSmZlgmWX1iX6UkM0bm3GH4dG5Z8xBEL818JCloukQXh JSnA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:to:from:cc:in-reply-to:subject:date:dkim-signature; bh=cq7zw7dwITToECrb2iuQngS9RwVnx1twnAE0Lroy1tc=; b=fqSBCWJsPD+BKyyV1I/spjpqtzqMkBfRvBo2k4hCu3raPxgqUq0exVp9c4S9fZl9fv 7K9+aUsVxGqYiXRfQyDIEikyK4THTCVuiIfgEKPHasg6vnS+G/7TZl8QB+aTi1pq17IN katd2sMp3wRIPGGOVMqZWXxDo4jhFxLHWjOXZIV5MX6BZmEIlAp7X2KUd/eOLSOBVk1t 1TZCYE53z8yIqDl1HloqrIvysMP6xHjnUCzyKVAamp54VgVOOo7IU/zDQMcp30NbmtE1 4A62axI8XhuAGgO+sjryIzSzzUcYOKYlW9pdCue1PmwcBgAzA3v4i2gqjUuKV+maMXy/ Yycg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@dabbelt-com.20221208.gappssmtp.com header.s=20221208 header.b=jRfraCpk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j4-20020a170903028400b001ab21df5958si6605766plr.515.2023.06.22.07.42.54; Thu, 22 Jun 2023 07:43:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@dabbelt-com.20221208.gappssmtp.com header.s=20221208 header.b=jRfraCpk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231509AbjFVOjn (ORCPT + 99 others); Thu, 22 Jun 2023 10:39:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45176 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230499AbjFVOjm (ORCPT ); Thu, 22 Jun 2023 10:39:42 -0400 Received: from mail-pl1-x62e.google.com (mail-pl1-x62e.google.com [IPv6:2607:f8b0:4864:20::62e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 33CD4E7E for ; Thu, 22 Jun 2023 07:39:40 -0700 (PDT) Received: by mail-pl1-x62e.google.com with SMTP id d9443c01a7336-1b4fef08cfdso39261145ad.1 for ; Thu, 22 Jun 2023 07:39:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=dabbelt-com.20221208.gappssmtp.com; s=20221208; t=1687444779; x=1690036779; h=content-transfer-encoding:mime-version:message-id:to:from:cc :in-reply-to:subject:date:from:to:cc:subject:date:message-id :reply-to; bh=cq7zw7dwITToECrb2iuQngS9RwVnx1twnAE0Lroy1tc=; b=jRfraCpkx1KvH+F4Pjtz7quNRStOJRIOPcqHL6qJGvUtFleQG8LVJDJOkkw/t6CHcL W4KQI95Cmw+Em7OW5TlU+na6rKZTim7fYYy+8K54u3zQiXF9LF/CrXl1tcj3ZLjUgT3U v4zSuRgwN8WjGeOStSc2M1cjTUYDr9EQfYFpbCpYQd+XTxolu2EKSzXwHGvmE5N7KNnG HV4AGgsXEh9+RmsKkcBo5TW3lgoctH6aqg2okWiwb+St+GuJ18ooDWTEpG0HkM9yuAe5 X6CNr6WcFI/221Vg3JtWQahSfZ/k8IRQHJR8GKo3Kv9FTY5SCyWHUPvkMgFz92q1YEE2 y1eg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1687444779; x=1690036779; h=content-transfer-encoding:mime-version:message-id:to:from:cc :in-reply-to:subject:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=cq7zw7dwITToECrb2iuQngS9RwVnx1twnAE0Lroy1tc=; b=aIX3IsIOilHtJduPuEuRB6TI7wCF6CGnZh8STqsfeW7RRA7FyUzGgIWcufgJTzSUcn /Ch79m231+VOrjMk4k7SJr6X0pgtFVE4mld4C0clvz2rTBmmjlmdhkq+2sX0WTEYOyMx 5z/3jCMD6bV0eA3lPTxaBv4r4fOtSkeM0ej4yaxqzEMdFyVennwuprE14D+Gt3AGkfgb CPFmJ2INnikz0TOX0eCyGZPcGbiYGpZFeIJX0HBMLSl6/rBZASdvnepbowuu49MseGLx qiGegdh51MX5NZ1mu9RCMxbGTzBs19R4BMykwiOT/CiihwGvg+RcEw5nxH+s2AIavf83 2KIQ== X-Gm-Message-State: AC+VfDy8wj1ls6X3xYQUFgFZN2m9sugCT5BPr4KcyBNjhBJWi0/Jxey4 WHsAXrDo+vDmnf9UYwI9zXaJFg== X-Received: by 2002:a17:902:ecc2:b0:1b5:561a:5c9a with SMTP id a2-20020a170902ecc200b001b5561a5c9amr10636403plh.39.1687444779395; Thu, 22 Jun 2023 07:39:39 -0700 (PDT) Received: from localhost ([50.221.140.188]) by smtp.gmail.com with ESMTPSA id jm16-20020a17090304d000b001b680aab2f0sm5249388plb.121.2023.06.22.07.39.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Jun 2023 07:39:38 -0700 (PDT) Date: Thu, 22 Jun 2023 07:39:38 -0700 (PDT) X-Google-Original-Date: Thu, 22 Jun 2023 07:36:34 PDT (-0700) Subject: Re: [PATCH v2 2/3] Documentation: riscv: Add early boot document In-Reply-To: <20230621072234.9900-2-alexghiti@rivosinc.com> CC: corbet@lwn.net, Paul Walmsley , aou@eecs.berkeley.edu, Conor Dooley , sunilvl@ventanamicro.com, songshuaishuai@tinylab.org, linux-doc@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, alexghiti@rivosinc.com, Bjorn Topel From: Palmer Dabbelt To: alexghiti@rivosinc.com Message-ID: Mime-Version: 1.0 (MHng) Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 21 Jun 2023 00:22:33 PDT (-0700), alexghiti@rivosinc.com wrote: > This document describes the constraints and requirements of the early > boot process in a RISC-V kernel. > > Signed-off-by: Alexandre Ghiti > Reviewed-by: Björn Töpel > --- > Documentation/riscv/boot-image-header.rst | 3 - > Documentation/riscv/boot.rst | 170 ++++++++++++++++++++++ > Documentation/riscv/index.rst | 1 + > 3 files changed, 171 insertions(+), 3 deletions(-) > create mode 100644 Documentation/riscv/boot.rst > > diff --git a/Documentation/riscv/boot-image-header.rst b/Documentation/riscv/boot-image-header.rst > index d7752533865f..a4a45310c4c4 100644 > --- a/Documentation/riscv/boot-image-header.rst > +++ b/Documentation/riscv/boot-image-header.rst > @@ -7,9 +7,6 @@ Boot image header in RISC-V Linux > > This document only describes the boot image header details for RISC-V Linux. > > -TODO: > - Write a complete booting guide. > - > The following 64-byte header is present in decompressed Linux kernel image:: > > u32 code0; /* Executable code */ > diff --git a/Documentation/riscv/boot.rst b/Documentation/riscv/boot.rst > new file mode 100644 > index 000000000000..019ee818686d > --- /dev/null > +++ b/Documentation/riscv/boot.rst > @@ -0,0 +1,170 @@ > +.. SPDX-License-Identifier: GPL-2.0 > + > +=============================================== > +RISC-V Kernel Boot Requirements and Constraints > +=============================================== > + > +:Author: Alexandre Ghiti > +:Date: 23 May 2023 > + > +This document describes what the RISC-V kernel expects from bootloaders and > +firmware, but also the constraints that any developer must have in mind when > +touching the early boot process. For the purposes of this document, the > +'early boot process' refers to any code that runs before the final virtual > +mapping is set up. > + > +Pre-kernel Requirements and Constraints > +======================================= > + > +The RISC-V kernel expects the following of bootloaders and platform firmware: > + > +Register state > +-------------- > + > +The RISC-V kernel expects: > + > + * `$a0` to contain the hartid of the current core. > + * `$a1` to contain the address of the devicetree in memory. > + > +CSR state > +--------- > + > +The RISC-V kernel expects: > + > + * `$satp = 0`: the MMU, if present, must be disabled. > + > +Reserved memory for resident firmware > +------------------------------------- > + > +The RISC-V kernel must not map any resident memory, or memory protected with > +PMPs, in the direct mapping, so the firmware must correctly mark those regions > +as per the devicetree specification and/or the UEFI specification. > + > +Kernel location > +--------------- > + > +The RISC-V kernel expects to be placed at a PMD boundary (2MB aligned for rv64 > +and 4MB aligned for rv32). Note that the EFI stub will physically relocate the > +kernel if that's not the case. > + > +Hardware description > +-------------------- > + > +The firmware can pass either a devicetree or ACPI tables to the RISC-V kernel. > + > +The devicetree is either passed directly to the kernel from the previous stage > +using the `$a1` register, or when booting with UEFI, it can be passed using the > +EFI configuration table. > + > +The ACPI tables are passed to the kernel using the EFI configuration table. In > +this case, a tiny devicetree is still created by the EFI stub. Please refer to > +"EFI stub and devicetree" tree section below for details about this devicetree. > + > +Kernel entrance > +--------------- > + > +On SMP systems, there are 2 methods to enter the kernel: > + > +- `RISCV_BOOT_SPINWAIT`: the firmware releases all harts in the kernel, one hart > + wins a lottery and executes the early boot code while the other harts are > + parked waiting for the initialization to finish. This method is mostly used to > + support older firmwares without SBI HSM extension and M-mode RISC-V kernel. > +- `Ordered booting`: the firmware releases only one hart that will execute the > + initialization phase and then will start all other harts using the SBI HSM > + extension. The ordered booting method is the preferred booting method for > + booting the RISC-V kernel because it can support cpu hotplug and kexec. > + > +UEFI > +---- > + > +UEFI memory map > +~~~~~~~~~~~~~~~ > + > +When booting with UEFI, the RISC-V kernel will use only the EFI memory map to > +populate the system memory. > + > +The UEFI firmware must parse the subnodes of the `/reserved-memory` devicetree > +node and abide by the devicetree specification to convert the attributes of > +those subnodes (`no-map` and `reusable`) into their correct EFI equivalent > +(refer to section "3.5.4 /reserved-memory and UEFI" of the devicetree > +specification v0.4-rc1). > + > +RISCV_EFI_BOOT_PROTOCOL > +~~~~~~~~~~~~~~~~~~~~~~~ > + > +When booting with UEFI, the EFI stub requires the boot hartid in order to pass > +it to the RISC-V kernel in `$a1`. The EFI stub retrieves the boot hartid using > +one of the following methods: > + > +- `RISCV_EFI_BOOT_PROTOCOL` (**preferred**). > +- `boot-hartid` devicetree subnode (**deprecated**). > + > +Any new firmware must implement `RISCV_EFI_BOOT_PROTOCOL` as the devicetree > +based approach is deprecated now. > + > +Early Boot Requirements and Constraints > +======================================= > + > +The RISC-V kernel's early boot process operates under the following constraints: > + > +EFI stub and devicetree > +----------------------- > + > +When booting with UEFI, the devicetree is supplemented (or created) by the EFI > +stub with the same parameters as arm64 which are described at the paragraph > +"UEFI kernel support on ARM" in Documentation/arm/uefi.rst. > + > +Virtual mapping installation > +---------------------------- > + > +The installation of the virtual mapping is done in 2 steps in the RISC-V kernel: > + > +1. :c:func:`setup_vm` installs a temporary kernel mapping in > + :c:var:`early_pg_dir` which allows discovery of the system memory. Only the > + kernel text/data are mapped at this point. When establishing this mapping, no > + allocation can be done (since the system memory is not known yet), so > + :c:var:`early_pg_dir` page table is statically allocated (using only one > + table for each level). > + > +2. :c:func:`setup_vm_final` creates the final kernel mapping in > + :c:var:`swapper_pg_dir` and takes advantage of the discovered system memory > + to create the linear mapping. When establishing this mapping, the kernel > + can allocate memory but cannot access it directly (since the direct mapping > + is not present yet), so it uses temporary mappings in the fixmap region to > + be able to access the newly allocated page table levels. > + > +For :c:func:`virt_to_phys` and :c:func:`phys_to_virt` to be able to correctly > +convert direct mapping addresses to physical addresses, they need to know the > +start of the DRAM. This happens after step 1, right before step 2 installs the > +direct mapping (see :c:func:`setup_bootmem` function in arch/riscv/mm/init.c). > +Any usage of those macros before the final virtual mapping is installed must > +be carefully examined. > + > +Device-tree mapping via fixmap > +------------------------------ > + > +The RISC-V kernel uses the fixmap region to map the devicetree because the > +devicetree virtual mapping must remain the same between :c:func:`setup_vm` and > +:c:func:`setup_vm_final` calls since the :c:var:`reserved_mem` array is > +initialized with virtual addresses established by :c:func:`setup_vm` and used > +with the mapping established by :c:func:`setup_vm_final`. > + > +Pre-MMU execution > +----------------- > + > +A few pieces of code need to run before even the first virtual mapping is > +established. These are the installation of the first virtual mapping itself, > +patching of early alternatives and the early parsing of the kernel command line. > +That code must be very carefully compiled as: > + > +- `-fno-pie`: This is needed for relocatable kernels which use `-fPIE`, since > + otherwise, any access to a global symbol would go through the GOT which is > + only relocated virtually. > +- `-mcmodel=medany`: Any access to a global symbol must be PC-relative to avoid > + any relocations to happen before the MMU is setup. > +- *all* instrumentation must also be disabled (that includes KASAN, ftrace and > + others). > + > +As using a symbol from a different compilation unit requires this unit to be > +compiled with those flags, we advise, as much as possible, not to use external > +symbols. > diff --git a/Documentation/riscv/index.rst b/Documentation/riscv/index.rst > index 175a91db0200..1f66062def6d 100644 > --- a/Documentation/riscv/index.rst > +++ b/Documentation/riscv/index.rst > @@ -5,6 +5,7 @@ RISC-V architecture > .. toctree:: > :maxdepth: 1 > > + boot > boot-image-header > vm-layout > hwprobe Reviewed-by: Palmer Dabbelt Acked-by: Palmer Dabbelt in case someone wants to pick this up along with the others.