Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp17423706rwd; Tue, 27 Jun 2023 02:51:17 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7baM2742u9yplGPpbXd0Lq07abkvTgKHO36T7KIHCq2CpDcFU5ie0hbaBPElrXreUnmK0o X-Received: by 2002:a05:6402:799:b0:51d:893c:60c3 with SMTP id d25-20020a056402079900b0051d893c60c3mr5633609edy.9.1687859477251; Tue, 27 Jun 2023 02:51:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687859477; cv=none; d=google.com; s=arc-20160816; b=pe0weUDvSaF/6hiDZDZJ/zmWaR3rWPGFIKDSktroyNARgjBqQySHSELo4k3DR/8Yep XuzzWMFkJ2rAQ5ssRvPwQQI1bloLO4DosJ/iUzaE8Xw0ljwEKc176Tutvv6o+5PN7xRP MFGNZFqxAokMjSAQiY6JBCi0UzmPnycHvPe/4keCwYV3IkHmvyTp6dw+h0YklucjPn8v grTVa3fF/NZomYx1hcbLQwhaX2U1NZGqqhhi9+4JfFKUmp8964lZqQMiA3KOdOfMJ+sC KwM2K4yq6pFJ12jhM0iFYczsTJEe0CHy47/TcbPRVukPEso4rLARR/MD8oaV9osGaTNr hB4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=e7hLSJVCCtLYpY+D0x3HcpH48zuU/KxVbnA9ZkjEUYc=; fh=Y0tFq8WLSLg0WB9dwKe3wnpCs24nrUR8WkgYZffPeno=; b=dBDvxf5gM50sQRTFvhuhd7swIZBQYfggy897fEYsI9LhLEn2Ukak6ItkwxOLC26644 TOEYepEcomL75vaGCoB8+HL54szbWR1H0x0OoSGq52aOaJkkEXnfnHQgp01SPGF3hqGq LI1xQVKzQF8ykCljHBB3QowYjM5Y3o/VB87ggQgYcZXZfZhkhjIkGIpIN1NMVlXH5xB1 fKC9KKGNXw3myJdBSUsA5S7pwXr9VEj+9hijFpJYM6i37iRSV7JMGwBfaNYd5s8dd8lB mCmfdEp9PEBrBqtfl7RRoa/lfN7e7ZQL0EZsVslydhLW8+vjf1L1Y5uMp0t49QKrgmwS 5z7Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id dy23-20020a05640231f700b00518e1e668acsi3861604edb.519.2023.06.27.02.50.52; Tue, 27 Jun 2023 02:51:17 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229810AbjF0JKP (ORCPT + 99 others); Tue, 27 Jun 2023 05:10:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34158 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231232AbjF0JKN (ORCPT ); Tue, 27 Jun 2023 05:10:13 -0400 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3C79E10D8; Tue, 27 Jun 2023 02:10:12 -0700 (PDT) Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-313fb7f0f80so641691f8f.2; Tue, 27 Jun 2023 02:10:12 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1687857010; x=1690449010; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=e7hLSJVCCtLYpY+D0x3HcpH48zuU/KxVbnA9ZkjEUYc=; b=FejXqnSJdNWpk/MTLHd2b46+J2RN4AMgPHkXZnIyN3+LpM96FSxDVLpL7fiHJR42er pzW7P2SM0+MeHyYI1c/eH7j/Y4AOYlTXf3lSdGHUDBQxfwoge2+W1sBXrRDxrWY4W5nZ qL0cwpx+uhAfG1ytXwR4HMXvyajHdfqD3f30g9GrwAWrJnwmTy8uiwH3059ilgTnwi5E PJgS263OG6qw8rQc3mDDot8TUFmDxE7XRnH7vIosklhA48b4cID5GWhLRKjXCKQwezty O0QKot+4cCEjafBLz/krlc+841ewpZDtbZP8akpJa6JgufuApMgLxtPGtN5qHoG1eXXE osqw== X-Gm-Message-State: AC+VfDxpYsD6vyJ/y+LSEakr9IXdQgy/wWnlQ7Q3+lFaEIBeG+5N8Dse GuNGB+i0pni4W+VWauhfIk6wCEg1icAU2f/6 X-Received: by 2002:adf:ea90:0:b0:30f:c5b1:23ef with SMTP id s16-20020adfea90000000b0030fc5b123efmr23619787wrm.41.1687857010328; Tue, 27 Jun 2023 02:10:10 -0700 (PDT) Received: from ryzen.lan (cpc87451-finc19-2-0-cust61.4-2.cable.virginm.net. [82.11.51.62]) by smtp.gmail.com with ESMTPSA id c15-20020adffb4f000000b00313e4d02be8sm8880122wrs.55.2023.06.27.02.10.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jun 2023 02:10:09 -0700 (PDT) From: Lucas Tanure To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Jerome Brunet , Kevin Hilman , Xianwei Zhao Cc: Nick , Artem , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, Lucas Tanure Subject: [PATCH v6 0/4] Add Amlogic A311D2 and Khadas Vim4 Board Support Date: Tue, 27 Jun 2023 10:10:03 +0100 Message-ID: <20230627091007.190958-1-tanure@linux.com> X-Mailer: git-send-email 2.41.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.4 required=5.0 tests=BAYES_00, FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM,HEADER_FROM_DIFFERENT_DOMAINS, RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Khadas VIM4 uses the Amlogic A311D2 SoC, based on the Amlogic T7 family. This chip is not the same as A311D used in Vim3 board. Work based on Khadas 5.4 branch: https://github.com/khadas/linux/tree/khadas-vims-5.4.y The current status is Vim4 board booting to emergency shell via uart. Board Features: - 8GB LPDDR4X 2016MHz - 32GB eMMC 5.1 storage - 32MB SPI flash - 10/100/1000 Base-T Ethernet - AP6275S Wireless (802.11 a/b/g/n/ac/ax, BT5.1) - HDMI 2.1 video - HDMI Input - 1x USB 2.0 + 1x USB 3.0 ports - 1x USB-C (power) with USB 2.0 OTG - 3x LED's (1x red, 1x blue, 1x white) - 3x buttons (power, function, reset) - M2 socket with PCIe, USB, ADC & I2C - 40pin GPIO Header - 1x micro SD card slot Changes Since v5: - Remove meson as T7 its not a meson chip - Change Uart Document descript to S4 compatibles Changes Since v4: - Use S4 instead of G12a for uart fallback - Add OF_EARLYCON_DECLARE for T7 uart Changes Since v3: - Fix issues with "amlogic,meson-t7-uart" documentation Changes Since v2: - Add "amlogic,meson-t7-uart" documentation Changes Since v1: - Drop the T7 clock driver as it is not needed for serial boot. It will later use the S4 clock driver as S4 and T7 seems to be similar chips. - Use "arm,gic-400" for interrupt controller to fix dtb_check - Remove CPU node properties not needed for serial boot - Move UART node to apb4 node - Drop T7 UART compatible line and use S4 uart - Use psci V1 instead of 0.2, it works, but I can't verify is correct as the datasheet I have doesn't contain that information. - Remove compatible from meson-t7.dtsi, move it to vim4 board dts - Add memory node with 8GB. Not sure about this one, works without, but doesn't detect 8GB - Use defines for GIC_CPU_MASK_SIMPLE, IRQ_TYPE_LEVEL_LOW, IRQ_TYPE_LEVEL_HIGH instead of hardcoded values Lucas Tanure (4): dt-bindings: arm: amlogic: add Amlogic A311D2 bindings dt-bindings: serial: amlogic,meson-uart: Add compatible string for T7 tty: serial: meson: Add a earlycon for the T7 SoC arm64: dts: amlogic-t7-a311d2-khadas-vim4: add initial device-tree .../devicetree/bindings/arm/amlogic.yaml | 7 + .../bindings/serial/amlogic,meson-uart.yaml | 4 + arch/arm64/boot/dts/amlogic/Makefile | 1 + .../amlogic/amlogic-t7-a311d2-khadas-vim4.dts | 52 ++++++ arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi | 158 ++++++++++++++++++ drivers/tty/serial/meson_uart.c | 2 + 6 files changed, 224 insertions(+) create mode 100644 arch/arm64/boot/dts/amlogic/amlogic-t7-a311d2-khadas-vim4.dts create mode 100644 arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi -- 2.41.0