Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp23022167rwd; Fri, 30 Jun 2023 16:42:50 -0700 (PDT) X-Google-Smtp-Source: APBJJlGJaQN5Lm3UY3YB1CNWbYoeufEu2n0utYmokxwqofbKHgDaRvvLU2cPmqHlVd8dk/BYzIj4 X-Received: by 2002:a05:6359:5a8:b0:134:ec9d:ef18 with SMTP id ee40-20020a05635905a800b00134ec9def18mr3292306rwb.28.1688168570417; Fri, 30 Jun 2023 16:42:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1688168570; cv=none; d=google.com; s=arc-20160816; b=0QrunEvCqbMt9Ur8toHQ3NPEAiri6xKksWvmdHpZKvlPLm3tWUUATcpAZbEt36lmQi j/nhvf4ocyHKh1gij1885U4HlbrCwTH4PK2I0VK6qo31qYU02Tbdd7xI3c3ITkLuN0Xw +YYaS29kvpfr+989b8foo/ys50mBXnIAdXr7vUfKLhiHNvg1rJTyyhArAvg8QtBc0k4/ VD+S/gtXUHcOlPXKn6IvF9akdFWQXHPtc2yxZ6aFppvLPk6C9bV/Rvg2Ju5aqHxNUpGJ vTZ/Yv2cN9kAztkhIVjDhptfKwPchSqrkxHTfMPTpoC/ImSm2zSToTnXWjSY5lzcVw74 uFUg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=fek3r6JbPOfPf/KuO5cIRxThw/Pivq2Iwcwz/5/g+Ok=; fh=LeDTZUyiPVb4yDMxnBWSgkd5vc9xrD6NNXpo6OGClbs=; b=G1zht2pJZMK9efZYKL03B+sOORk6jvMhrh5nsc8/YZdWbHooVL7RVmChWuRbkXQ/0I jHiCX77bvs+vTixVA4urOzcHQet7MHAAeJCTp5MXaMGzLy8oBx/bc8KQp08KG8te+R72 alZBjwiUUORdMvnT39UOCKRnWMz8eoBoXYLEUeD2pIMAL9NF4Qt7rAEC43MxSChPlXDh zZGOW2PVqgMslUSLt5LWnDAAxMR3EuHUve4wBClOuh5jZc9WjZNZy672grOddeWYycfC /1mDEaHTunolZqVbL3HEWl3hkF3h2yKASBJzCNYWeiUI8B3kmi/m2g/ENFt4kk1ZDaA2 EhpQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=BS5Tfczn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id l12-20020a170902d04c00b001b80783427bsi9863970pll.251.2023.06.30.16.42.35; Fri, 30 Jun 2023 16:42:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=BS5Tfczn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231979AbjF3XPX (ORCPT + 99 others); Fri, 30 Jun 2023 19:15:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35262 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229484AbjF3XPV (ORCPT ); Fri, 30 Jun 2023 19:15:21 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 18F623ABC; Fri, 30 Jun 2023 16:15:20 -0700 (PDT) Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 35UESarO009393; Fri, 30 Jun 2023 23:15:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=fek3r6JbPOfPf/KuO5cIRxThw/Pivq2Iwcwz/5/g+Ok=; b=BS5TfcznCmA5LEXekTc3TphzorXL4NgFwljWom3u57lUkFZ3LS8gXsrRKFeZfOx2Jf1p 4dIpfi24qsRhulmWXp+7hic1FzSHskP7PALvoTNZRbzV/qu8P158ERmBtvBg33/GSO5x pRFNvyO/SnKjU2Yv16rH9d/COoTKfbsbTzazEksDdb5VATywfMhqap/BD8eOBtMLnYJP ST+7gKYe+nQ7T/gJUCz7nn46zKNpY7x3nK+lmh1jDqgkl+tgIeAcGlQRH9IPdaYTRylU riYdPEYb0xZPbzPQk6t0YO64QsKLZug0fY1TNXg15FKkc7BgG4wPLt+5bwYZmTRvRPfP ZA== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3rhfewb6sc-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 30 Jun 2023 23:15:07 +0000 Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 35UNF7MJ007051 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 30 Jun 2023 23:15:07 GMT Received: from [10.71.110.193] (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Fri, 30 Jun 2023 16:15:06 -0700 Message-ID: Date: Fri, 30 Jun 2023 16:15:06 -0700 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.11.2 Subject: Re: [PATCH 0/6] Add support to print sub block registers in dpu hw catalog Content-Language: en-US To: Marijn Suijten , Ryan McCann CC: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , David Airlie , Daniel Vetter , Rob Clark , , , , References: <20230622-devcoredump_patch-v1-0-3b2cdcc6a576@quicinc.com> From: Jessica Zhang In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: 0_Kc7ni3azEfnesga67iYZIaUlBeY4S9 X-Proofpoint-GUID: 0_Kc7ni3azEfnesga67iYZIaUlBeY4S9 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.591,FMLib:17.11.176.26 definitions=2023-06-30_13,2023-06-30_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 lowpriorityscore=0 impostorscore=0 suspectscore=0 malwarescore=0 priorityscore=1501 clxscore=1015 spamscore=0 mlxlogscore=999 adultscore=0 bulkscore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2305260000 definitions=main-2306300204 X-Spam-Status: No, score=-2.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_LOW, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 6/23/2023 12:10 AM, Marijn Suijten wrote: > It is nice if cover letters also include the subsystem: > > drm/msm: Add support to print DPU sub-block registers > > On 2023-06-22 16:48:52, Ryan McCann wrote: >> The purpose of this patch series is to add support to print the registers >> of sub blocks in the dpu hardware catalog and fix the order in which all Hey Marijn, Sorry for the late response -- had to shift focus onto another feature for a bit. > > Global nit: I think we previously settled on "sblk" or "sub-block(s)", > not "sub blocks". > > And capitalize DPU. Acked. > >> hardware blocks are dumped for a device core dump. This involves: >> >> 1. Changing data structure from stack to queue to fix the printing order >> of the device core dump. >> >> 2. Removing redundant suffix of sub block names. >> >> 3. Removing redundant prefix of sub block names. >> >> 4. Eliminating unused variable from relevant macros. > > Dmitry has been doing that in one of his DPU catalog reworks. Got it. Is there a specific one that's making similar changes? IIRC, I didn't see one that was changing the *_SBLK macro. > >> 5. Defining names for sub blocks that have not yet been defined. > > Let's see what this means, because the code logic should already be able > to figure this out (and in some places we can perhaps delete the name > entirely). > >> 6. Implementing wrapper function that prints the registers of sub blocks >> when there is a need. > > Thought this could be rather automated, but let me see what it means in > the patches. > >> Sample Output of the sspp_0 block and its sub blocks for devcore dump: >> ======sspp_0====== >> ...registers >> ... >> ====sspp_0_scaler==== > > My suggestion would be to put less emphasis on this header with: > > ----sspp_0_scaler---- > > So that it becomes obvious that this is a sblk of the ====sspp_0==== > above. FWIW, I think having the main block name prefix in the sblk header makes it clear which blocks are main block and which ones are sblks. In addition, I'd like to keep this change within DPU (aside from the fix in the first patch) since implementing this change would require changing the *_add_block() parameters, and DSI/DP don't seem to have a need for conditional header formatting. Thanks, Jessica Zhang > >> ... >> ... >> ====sspp_0_csc==== >> ... >> ... >> ====next_block==== >> ... >> >> Signed-off-by: Ryan McCann > > No need for sign-off in cover letters. > > - Marijn > >> --- >> Ryan McCann (6): >> drm/msm: Update dev core dump to not print backwards >> drm/msm/dpu: Drop unused num argument from relevant macros >> drm/msm/dpu: Define names for unnamed sblks >> drm/msm/dpu: Remove redundant suffix in name of sub blocks >> drm/msm/disp: Remove redundant prefix in name of sub blocks >> drm/msm/dpu: Update dev core dump to dump registers of sub blocks >> >> drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 90 +++++----- >> drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 194 +++++++++++++++++++--- >> drivers/gpu/drm/msm/disp/msm_disp_snapshot_util.c | 2 +- >> 3 files changed, 214 insertions(+), 72 deletions(-) >> --- >> base-commit: 710025fdedb3767655823c3a12d27d404d209f75 >> change-id: 20230622-devcoredump_patch-df7e8f6fd632 >> >> Best regards, >> -- >> Ryan McCann >>