Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <64382cbe-d445-e229-d61c-38b2be94f417@nvidia.com>
Date:   Mon, 3 Jul 2023 10:58:02 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101
 Thunderbird/102.11.0
Subject: Re: [PATCH] arm64: dts: tegra: drop serial clock-names and
 reset-names
Content-Language: en-US
To:     Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Thierry Reding <thierry.reding@gmail.com>,
        devicetree@vger.kernel.org, linux-tegra@vger.kernel.org,
        linux-kernel@vger.kernel.org
References: <20230123151543.369724-1-krzysztof.kozlowski@linaro.org>
 <55cece9b-b4b8-854c-f948-2e30895f36b0@nvidia.com>
 <9fba446c-f0eb-ef44-8ced-f7a0bde8d064@linaro.org>
From:   Jon Hunter <jonathanh@nvidia.com>
In-Reply-To: <9fba446c-f0eb-ef44-8ced-f7a0bde8d064@linaro.org>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?Lytsem9XOWVRK1VkSWdmTFlZSTJ1VjdianNJUnZBTUlFeEo1U2s0aGJzT0lo?=
 =?utf-8?B?Ui8zRmpKbVNSbkpVTGVkeVR2OXdnWHJsWTVPOElsNzUvMVJqK0dqb1k2YTZl?=
 =?utf-8?B?WmdhRWhCNnFnWjNxZ21GR2FpWmtrUjdvK1BTY1BwWTBOZUZyZWNqc0pudGc1?=
 =?utf-8?B?TUxsSWJTR2NTNmxLdWh5cUtHZFNiOFFJMzY5eTJldXlqZ3A1WVJuVlpHVE03?=
 =?utf-8?B?KzFMeHRDMmFqem5mSnljcUdnYVZOWjJBQ0Jld3hNaU5WYW9uTXoxNm10Ujk5?=
 =?utf-8?B?eEdjam5xTFliK3V6blNXOVAvc0NsWERWY0VlaEhpUURSWjMrQ1JtZ3hQSmx0?=
 =?utf-8?B?SFVac1NNbDBEeVF5QmFPczdYN0lVQXp1d3B4TGY4OTZpY3hDSm8vVmdQUkNF?=
 =?utf-8?B?WERFWFFiSURUUXozT0hTcXZEZ3pyNVF1RGhDT3JhMEtoa05TNUQ2VG9mSWV1?=
 =?utf-8?B?RE5YVkJqcktPYzNKMUdhZTQxVlBJMHRIRlhhR0Z1TTV6NnczWHVkN2VuZmtS?=
 =?utf-8?B?L0pqajgra2NURlpuMm5mTFBTUmpEQnh5MEI2aGVqZGx3UmJTRGhWZE8yYXRs?=
 =?utf-8?B?ZFprOTRweFRicGhSZTNQeGhrVnNjS0xmOHk0TnFrMjhneFFDcVJ6Ry9xTGlY?=
 =?utf-8?B?VjViQmcyaFFPT3FWd1oxQ1BVVTJnZ1g1UEx4eUVnZHQ5MkVWSWE4a1VwTWhQ?=
 =?utf-8?B?TGdyWUp1dVNxU2hGbUNlRWVuMWcxUko1c0tLVU1SRExZWTN6NmhvbzY1QVhI?=
 =?utf-8?B?bXhUZ2tFbkZCN3pTeU4yY1I1Q0N5bHcxeU9WQzJZT2FYUzlxWU03cVZZd09l?=
 =?utf-8?B?QmRoZW5uWURGYVp1ZENZV0FiTFMzK0VIWFZpTXo1a0J6U0NYQUI1YlEzRnY5?=
 =?utf-8?B?SThHOWlzL3A3UnllS2VQZ25LZXR6dXBjbmFMN0VUbmFESVVoTEwzTEdLb3Rx?=
 =?utf-8?B?a0lvbU5VVFQ3eWlUVXhUdXIzUE5ORTdLNlpZUDAyN2FKTDlTRHhHZ041Rm5p?=
 =?utf-8?B?TTNERE5abHVsRXZiaDFjdklBUDRneUNpYXpUYnArd2YxR1dKS1BNMUdyaXZu?=
 =?utf-8?B?Qlh5dlJMTHM3Q0U5ZnRkYzdNZ3FURDlGd21ZSkVXZVU4eUl1dlZ5S3NiTitN?=
 =?utf-8?B?WWs0VmRrYmlXOGVUOFlCYytXRHR4Skd5cmczY1IwMkhQbk1kRU90c1dLL1dI?=
 =?utf-8?B?VHFhSHRKTlVvbnFDYkxjZTdCaUVQRHFza1YyTDdwd3FaODBGdStaaEZ6UzRF?=
 =?utf-8?B?OUsxQ0pvNW1FbWtGM0NuekgzWUJIQWp4eUVPcWgyZkNpRHJZbXZZazRvaWZ0?=
 =?utf-8?B?N044Y2EyZUdWS3pxV2JmQ3JpS0pQMHRnY3ZKVC82a2JPZVAwVlJaM24xSDky?=
 =?utf-8?B?MlI0aGwrVUxOWmQxbnhTNlF1VmgvbHJhb1BmRENWWmNPcE1uTUd1ZVg5WE96?=
 =?utf-8?B?eWYvTVhMUWlUSlJ1MWZndC9PalRxalJpdUJ1b1FVeWF4eTV3QXJTUE9RSGFw?=
 =?utf-8?B?TklObjZ5OWZRQkxuWnZSMTZvM1A3WC9yeEFzZmJlMTF6Qll6ZFRlNEZtcEta?=
 =?utf-8?B?TUlzQmRVendJL3RwTXFncmQwYnAyTWoxY1RDa1Npb2NEb0JGMXRncjU2SXp1?=
 =?utf-8?B?QW1yRVExRG1wVnVaOHkxSFdYTG8zYnErNC9Weis3N2F3RGVWeCtWcDY5MDJo?=
 =?utf-8?B?Z1dzbE04Tlp2azR5dW4vdmdMR3lvaW5JcC9xWER6aGR3bGQxMmNOQzdCcFdp?=
 =?utf-8?B?YTdSanJvbTc2QW1kVHUzdUZzWUxqQjZMNWdtNG92T3Juazd6VVVhQ00xd1BR?=
 =?utf-8?B?YVYrMlAxSStZRVFuRk5ZVkQxQSs0dGhBR3ZNckF6UXpTTVBHMkRqMGhkbWh4?=
 =?utf-8?B?eWpFMTVSWFVUblduWXp5L2RxcktIU0psS2ordEFReXR4bkY2aUpDR2dEcTRC?=
 =?utf-8?B?NXNocEVkKzJXRFBsenJPZDVOcVRDcHordFdKMXpqQVh5ZUxUcllRWWlZTmlD?=
 =?utf-8?B?RzQ4ZjgxejJDZmtvaEd3SlFYWm5DeG43SWZmNFZ6UmJEVlA2TCtZODFTUUN1?=
 =?utf-8?B?S0pCbkdGZ3Y3V0JDVVNWSWNXMzQwTnljVnNFNy9OOUE3dCtnYlV3M0FDQ3ZB?=
 =?utf-8?B?enJPVlBpTWtJamFTbWJNZlUrbjhXRk1DY09FWExMMFNGTGFaSzhxaWg2QzE3?=
 =?utf-8?Q?psbTs5FyZO4RrpxQTxzvWH6RQs4xCvzNO078ieTIIEmm?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 59f125d0-0aad-4c94-1e79-08db7bac0085
X-MS-Exchange-CrossTenant-AuthSource: CO6PR12MB5444.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Jul 2023 09:58:07.8848
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: VwIQ6LkTiR30S7BDZknI3T1O5EKu5EM2xtzYukaV5zxIyu7l6R0memTKbqpBMp3NCCAAPTSlPKbb8d4StvC5Qw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB7744
X-Spam-Status: No, score=-1.2 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FORGED_SPF_HELO,
        NICE_REPLY_A,SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=no
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org


On 01/07/2023 09:14, Krzysztof Kozlowski wrote:
> On 28/06/2023 11:58, Jon Hunter wrote:
>>
>> On 23/01/2023 15:15, Krzysztof Kozlowski wrote:
>>> The serial node does not use clock-names and reset-names:
>>>
>>>     tegra234-sim-vdk.dtb: serial@3100000: Unevaluated properties are not allowed ('clock-names', 'reset-names' were unexpected)
>>>
>>> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
>>> ---
>>>    arch/arm64/boot/dts/nvidia/tegra132.dtsi | 8 --------
>>>    arch/arm64/boot/dts/nvidia/tegra186.dtsi | 2 --
>>>    arch/arm64/boot/dts/nvidia/tegra194.dtsi | 4 ----
>>>    arch/arm64/boot/dts/nvidia/tegra210.dtsi | 8 --------
>>>    arch/arm64/boot/dts/nvidia/tegra234.dtsi | 2 --
>>>    5 files changed, 24 deletions(-)
>>
>> ...
>>
>>> diff --git a/arch/arm64/boot/dts/nvidia/tegra234.dtsi b/arch/arm64/boot/dts/nvidia/tegra234.dtsi
>>> index b54353f31df5..372be226a7f4 100644
>>> --- a/arch/arm64/boot/dts/nvidia/tegra234.dtsi
>>> +++ b/arch/arm64/boot/dts/nvidia/tegra234.dtsi
>>> @@ -676,9 +676,7 @@ uarta: serial@3100000 {
>>>    			reg = <0x0 0x03100000 0x0 0x10000>;
>>>    			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
>>>    			clocks = <&bpmp TEGRA234_CLK_UARTA>;
>>> -			clock-names = "serial";
>>>    			resets = <&bpmp TEGRA234_RESET_UARTA>;
>>> -			reset-names = "serial";
>>>    			status = "disabled";
>>>    		};
>>>    
>>
>>
>> Thierry, do you have a patch to convert the Documentation/devicetree/bindings/serial/nvidia,tegra20-hsuart.txt to yaml? I have noticed that the above change now cause the hsuart to fail on Tegra234 ...
> 
> my patch was touching only the UART (8250), not the HSUART. These are
> different compatible and different drivers. Why do you think HSUART is
> affected here?

Yes they are completely different and your patch is obviously correct. 
However, for the Jetson AGX Orin board we update the compatible string 
to use the HSUART driver (in 
arch/arm64/boot/dts/nvidia/tegra234-p3737-0000+p3701-0000.dts) and here 
we don't add the necessary reset name which we should.

I was just flagging this issue to Thierry. I will send a fix for this.

Jon

-- 
nvpublic