Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp27300141rwd; Tue, 4 Jul 2023 00:40:35 -0700 (PDT) X-Google-Smtp-Source: APBJJlHbdaipknf4mlRJUS/wRNwC364TKiib4ZZzbu+4kbet8xYxXNftXY6MEly/2+GJbruaOo4A X-Received: by 2002:a05:6a00:c90:b0:666:eaaf:a2af with SMTP id a16-20020a056a000c9000b00666eaafa2afmr18117037pfv.14.1688456435418; Tue, 04 Jul 2023 00:40:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1688456435; cv=none; d=google.com; s=arc-20160816; b=sVt9vOKJOTk2Dk5s04qGJCWLiQ0rypVX7zdcfbM/4X2dOXK/g8H0SBF3VHQAwgdSvN Ok/ChlCo/NEt7lhieSf+dYZhPoO5KJJKzVPLmkekPDYI3akmrounw31uD8GCgYjKJIVo zgegbSVPfjDNBV/bfP007BWkbnjSlAtqfFd2a4IPNUyOLGb2aH4mOVw3VVCIZK6es5/0 fq8wf9nUxdZiIwyCgy5gOqgVaTnHlCPDxDcfIdo2Fw8NoVB+Q+4v7u38zQ2H+l1BD8cA Nxgk7nPwp7wE3uo31Neaa2p6nq1+sG3sYS7QmV5qqtnGOo5wHC4gCArF/PrWF6w3LwwS xa8A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:references :organization:in-reply-to:subject:cc:to:from:dkim-signature; bh=VkJpoivTO/3Fp+PLQXfWjNbe29SrXDB4tGf8e9C9CEE=; fh=HxA5sfJblFsDihY+hcgDSf5yId3FGhkId/pqomQSt9E=; b=bKNZB3SZG8RqM9HW55VprjdtSHcjjvO8fwK2nL6S+UNKLoO2ewsd9Ll/Uu0EQzJxV+ Vgd65cbFDzepi9YkDjxDDLSYI3d5HZ6iU2x1J+RXfcIYEKQM3DEdqY8GZn2PnVYY+Bds u6Lz+kojGrc7mbvqNTQLt8U7cwRFJL2/B3tOEQhlF36UuxD6RiOifLI6A5NGu8Brkd01 MuKDooC7IwBdcMwMfyzHadUx0CQIxqLiybI/S+Xu+k+2pF3VBgGcGEG58RPW0MxKxiHN jcTn1PqV9czvASBrYhODuDEcJT/HlPt6+Jz61GtMfk1ndCm4IePXnKfBvFRnQ5h/9ELK 6iiA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=cmHgrARI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u127-20020a627985000000b0066957b1c0a0si10689906pfc.288.2023.07.04.00.40.20; Tue, 04 Jul 2023 00:40:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=cmHgrARI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231303AbjGDH2Y (ORCPT + 99 others); Tue, 4 Jul 2023 03:28:24 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47478 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231237AbjGDH2W (ORCPT ); Tue, 4 Jul 2023 03:28:22 -0400 Received: from mga01.intel.com (mga01.intel.com [192.55.52.88]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 76A66E47 for ; Tue, 4 Jul 2023 00:28:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1688455701; x=1719991701; h=from:to:cc:subject:in-reply-to:references:date: message-id:mime-version; bh=RaSyqjD0+GbzkuXBeufMAawG5Hy7Lop++mCBBUAJCK0=; b=cmHgrARIqOEUmtHFr5SNOfx+Wu/lxACUA07QACLYKSURmOT2qaJ+lK7V xofshoBPy0awvK4gqEtXYKsm5Dt33GcwLejxy/CmJzoBEUKHesZmD5QIH LcdgU8qzWcVX+2iDSlKP9YyJrJ1kusRtrusJ0HRkUnFvH65hTBuz4Vl0E 5Ikinc9Pm0rawvPMqNM6gRdd/9bLV6BHsslswTY2KxknaKgDHlCfQHwaP LDL2XOsbtDjkZqWCGtBI5yHdpzvNbuIe8HEWOQ4rnCEahUJI0fI6Tne5X 2Ay9PSWUoEPD/EdFD8Dggcb+a8GK3ysGzzSZyR7lQ8Sx6m60ADG3/8Re6 Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10760"; a="393801332" X-IronPort-AV: E=Sophos;i="6.01,179,1684825200"; d="scan'208";a="393801332" Received: from fmsmga008.fm.intel.com ([10.253.24.58]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 Jul 2023 00:28:19 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10760"; a="784127930" X-IronPort-AV: E=Sophos;i="6.01,179,1684825200"; d="scan'208";a="784127930" Received: from jbouhlil-mobl.ger.corp.intel.com (HELO localhost) ([10.252.48.173]) by fmsmga008-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 Jul 2023 00:28:17 -0700 From: Jani Nikula To: Uros Bizjak , intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: Uros Bizjak , Joonas Lahtinen , Rodrigo Vivi , Tvrtko Ursulin , David Airlie , Daniel Vetter Subject: Re: [PATCH] drm/i915/pmu: Use local64_try_cmpxchg in i915_pmu_event_read In-Reply-To: <20230703150859.6176-1-ubizjak@gmail.com> Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo References: <20230703150859.6176-1-ubizjak@gmail.com> Date: Tue, 04 Jul 2023 10:28:14 +0300 Message-ID: <87o7ks16gh.fsf@intel.com> MIME-Version: 1.0 Content-Type: text/plain X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 03 Jul 2023, Uros Bizjak wrote: > Use local64_try_cmpxchg instead of local64_cmpxchg (*ptr, old, new) == old > in i915_pmu_event_read. x86 CMPXCHG instruction returns success in ZF flag, > so this change saves a compare after cmpxchg (and related move instruction > in front of cmpxchg). > > Also, try_cmpxchg implicitly assigns old *ptr value to "old" when cmpxchg > fails. There is no need to re-read the value in the loop. > > No functional change intended. > > Cc: Jani Nikula > Cc: Joonas Lahtinen > Cc: Rodrigo Vivi > Cc: Tvrtko Ursulin > Cc: David Airlie > Cc: Daniel Vetter > Signed-off-by: Uros Bizjak > --- > drivers/gpu/drm/i915/i915_pmu.c | 9 ++++----- > 1 file changed, 4 insertions(+), 5 deletions(-) > > diff --git a/drivers/gpu/drm/i915/i915_pmu.c b/drivers/gpu/drm/i915/i915_pmu.c > index d35973b41186..108b675088ba 100644 > --- a/drivers/gpu/drm/i915/i915_pmu.c > +++ b/drivers/gpu/drm/i915/i915_pmu.c > @@ -696,12 +696,11 @@ static void i915_pmu_event_read(struct perf_event *event) > event->hw.state = PERF_HES_STOPPED; > return; > } > -again: > - prev = local64_read(&hwc->prev_count); > - new = __i915_pmu_event_read(event); > > - if (local64_cmpxchg(&hwc->prev_count, prev, new) != prev) > - goto again; > + prev = local64_read(&hwc->prev_count); > + do { > + new = __i915_pmu_event_read(event); > + } while (!local64_try_cmpxchg(&hwc->prev_count, &prev, new)); You could save everyone a lot of time by actually documenting what these functions do. Assume you don't know what local64_try_cmpxchg() does, and see how many calls you have to go through to figure it out. Because the next time I encounter this code or a patch like this, I'm probably going to have to do that again. To me, the old one was more readable. The optimization is meaningless to me if it's not quantified but reduces readability. BR, Jani. > > local64_add(new - prev, &event->count); > } -- Jani Nikula, Intel Open Source Graphics Center