Received: by 2002:a05:6358:3188:b0:123:57c1:9b43 with SMTP id q8csp29513999rwd; Wed, 5 Jul 2023 13:03:23 -0700 (PDT) X-Google-Smtp-Source: APBJJlHk8rVmVcq2DNET3v0sQyqhWsqVkytR52IzZQC0uALsAIu/5EWu58w88c8/6hg3tr5QP7iH X-Received: by 2002:a17:90a:d70f:b0:264:4c:893b with SMTP id y15-20020a17090ad70f00b00264004c893bmr877279pju.4.1688587403353; Wed, 05 Jul 2023 13:03:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1688587403; cv=none; d=google.com; s=arc-20160816; b=GSiZ7FwEd4X+4yvRZYHqPh60Kg+KSbMMHkHRFxzsYr9GJICu8vJYvTFlajSfHTlroW Eg3mPLoyTApozu6YlAFNeBdnRVeae5cpIpmzVpZYCrFhZ3e3bstdmLUecTdW6ooI6vXN X8JALtRISAfYG+kzLfTd/YTESBg248O8FNnf3+2Od2f6DqGoRfrzf3Fgr0EDkMFHE2ar XR3/hh6Uiig5gEPmYON4Q5ZN94DG9cQ3uHdAnhErGAMKa5FQGh+CYxf9GZEgz7faDdpT mpkRyzcX+6gDZ033ovIfZdwrLH0co8BV2oH5vRUsgRDMwdveFIJndmZ7uRSBvfDfuNue JxZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=r+08VVPqxHZ0K0fHRIpFjtGTIkMZM52ymUId2P9H+MY=; fh=7FDJYXw0kf2YWYrVui8AkyYg9HdMbs30crnruk6g7mU=; b=meQK0GvVxwOhTL9AO3wmmPHbAPyeUZCLW5qECz5f6T001vhIkjooqrrgQE/MhVej02 osDaQBteBBibyN+AC3zQKuHZhzIokhQ15o5IRhZYoZum2Sp4TVm3JplcoOxY9jO8kQtp EVwjAgjffhTEB5Xw4HnDnJfXibqbIrwzI/a8CzaDJbxnVS3M/x7OhLVZNYFuZSQxNOSf 2HS2ilyPfyFt8u1wyhrcjW+7Z2b9SKGhMQUnB3cts85VhlA+ckDWOn60Qf2iN1207iOg K9bT1vWLzc12bwGAho1FWKvBvkhdBw8P520HQVaf8SvtW0uivxT+aAVxbci/pNiem888 tzWQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=fIKPBaZ9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mq17-20020a17090b381100b00260f28b14e4si2653931pjb.4.2023.07.05.13.03.04; Wed, 05 Jul 2023 13:03:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=fIKPBaZ9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234270AbjGETca (ORCPT + 99 others); Wed, 5 Jul 2023 15:32:30 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43586 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234229AbjGETcZ (ORCPT ); Wed, 5 Jul 2023 15:32:25 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B5BB1172B; Wed, 5 Jul 2023 12:32:22 -0700 (PDT) Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 365JT0K9001189; Wed, 5 Jul 2023 19:32:14 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : date : subject : mime-version : content-type : content-transfer-encoding : message-id : references : in-reply-to : to : cc; s=qcppdkim1; bh=r+08VVPqxHZ0K0fHRIpFjtGTIkMZM52ymUId2P9H+MY=; b=fIKPBaZ9Fi31pzYt0I5CaqkY+uDk9ui+JZyduRDDGZNJ1j+6/yQnfLpwYO18WzqpVNf7 ONjTTFzdbGyWB6OVNpNioKYOiNyCWt3NuLjh1k3c8vTzv8izSkG8jnVeotMQl2TfIOrq r35KgfHXdXFPZegnmbkpVHZWtlnOFfk7vypaUV5W8f7NmCpDzdEEFdbv4wO0PfE+D6IG +aBwx9xLlXVSWVM5dpAGJ+OS1x1aW+6V97Uv2/wmlhmjq38y6YakFY3bMGjJJyVYu268 x/U7z6owihbXeS6TnIOvxbRLwoO2FJp3Hh3LSs56jaehG2JZXiDMP77minjhdcFV4C9V dA== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3rn152hx76-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 05 Jul 2023 19:32:14 +0000 Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 365JWDdY002098 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 5 Jul 2023 19:32:13 GMT Received: from hu-rmccann-lv.qualcomm.com (10.49.16.6) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.7; Wed, 5 Jul 2023 12:32:13 -0700 From: Ryan McCann Date: Wed, 5 Jul 2023 12:30:17 -0700 Subject: [PATCH v2 3/5] drm/msm/dpu: Define names for unnamed sblks MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-ID: <20230622-devcoredump_patch-v2-3-9e90a87d393f@quicinc.com> References: <20230622-devcoredump_patch-v2-0-9e90a87d393f@quicinc.com> In-Reply-To: <20230622-devcoredump_patch-v2-0-9e90a87d393f@quicinc.com> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Daniel Vetter CC: Rob Clark , , , , , , Ryan McCann X-Mailer: b4 0.13-dev-8a804 X-Developer-Signature: v=1; a=ed25519-sha256; t=1688585532; l=3066; i=quic_rmccann@quicinc.com; s=20230622; h=from:subject:message-id; bh=2jw3Libl/MN1xA7qFDAN/7NPEqqnSXyF25x7R+51dr8=; b=9WU95DFG16s3n9aayC4kTutDoI9yRRypSOC2+6pYHvBPMIh7ICBYqbU/rovansg9pmekccUBc 0UEmTb837TeClfEzZivlb/kZrU4hdTblvazygJi88fJIkbBjG80MIOt X-Developer-Key: i=quic_rmccann@quicinc.com; a=ed25519; pk=d/uP3OwPGpj/bTtiHvV1RBZ2S6q4AL6j1+A5y+dmbTI= X-Originating-IP: [10.49.16.6] X-ClientProxiedBy: nalasex01a.na.qualcomm.com (10.47.209.196) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: FsoBdL2I9JibTnX-RW-txhCEL95VRTDn X-Proofpoint-ORIG-GUID: FsoBdL2I9JibTnX-RW-txhCEL95VRTDn X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.591,FMLib:17.11.176.26 definitions=2023-07-05_10,2023-07-05_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 priorityscore=1501 phishscore=0 impostorscore=0 spamscore=0 lowpriorityscore=0 mlxscore=0 malwarescore=0 clxscore=1015 mlxlogscore=912 adultscore=0 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2305260000 definitions=main-2307050178 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Some sub-blocks in the hw catalog have not been given a name, so when the registers from that block are dumped, there is no name to reference. Define names for relevant sub-blocks to fix this. Signed-off-by: Ryan McCann --- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 20 ++++++++++---------- 1 file changed, 10 insertions(+), 10 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c index 9f9d5ac3992f..79e495dbc11d 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c @@ -444,12 +444,12 @@ static const struct dpu_lm_sub_blks qcm2290_lm_sblk = { * DSPP sub blocks config *************************************************************/ static const struct dpu_dspp_sub_blks msm8998_dspp_sblk = { - .pcc = {.id = DPU_DSPP_PCC, .base = 0x1700, + .pcc = {.name = "pcc", .id = DPU_DSPP_PCC, .base = 0x1700, .len = 0x90, .version = 0x10007}, }; static const struct dpu_dspp_sub_blks sm8150_dspp_sblk = { - .pcc = {.id = DPU_DSPP_PCC, .base = 0x1700, + .pcc = {.name = "pcc", .id = DPU_DSPP_PCC, .base = 0x1700, .len = 0x90, .version = 0x40000}, }; @@ -465,19 +465,19 @@ static const struct dpu_dspp_sub_blks sm8150_dspp_sblk = { * PINGPONG sub blocks config *************************************************************/ static const struct dpu_pingpong_sub_blks sdm845_pp_sblk_te = { - .te2 = {.id = DPU_PINGPONG_TE2, .base = 0x2000, .len = 0x0, + .te2 = {.name = "te2", .id = DPU_PINGPONG_TE2, .base = 0x2000, .len = 0x0, .version = 0x1}, - .dither = {.id = DPU_PINGPONG_DITHER, .base = 0x30e0, + .dither = {.name = "dither", .id = DPU_PINGPONG_DITHER, .base = 0x30e0, .len = 0x20, .version = 0x10000}, }; static const struct dpu_pingpong_sub_blks sdm845_pp_sblk = { - .dither = {.id = DPU_PINGPONG_DITHER, .base = 0x30e0, + .dither = {.name = "dither", .id = DPU_PINGPONG_DITHER, .base = 0x30e0, .len = 0x20, .version = 0x10000}, }; static const struct dpu_pingpong_sub_blks sc7280_pp_sblk = { - .dither = {.id = DPU_PINGPONG_DITHER, .base = 0xe0, + .dither = {.name = "dither", .id = DPU_PINGPONG_DITHER, .base = 0xe0, .len = 0x20, .version = 0x20000}, }; @@ -517,13 +517,13 @@ static const struct dpu_pingpong_sub_blks sc7280_pp_sblk = { * DSC sub blocks config *************************************************************/ static const struct dpu_dsc_sub_blks dsc_sblk_0 = { - .enc = {.base = 0x100, .len = 0x100}, - .ctl = {.base = 0xF00, .len = 0x10}, + .enc = {.name = "enc", .base = 0x100, .len = 0x100}, + .ctl = {.name = "ctl", .base = 0xF00, .len = 0x10}, }; static const struct dpu_dsc_sub_blks dsc_sblk_1 = { - .enc = {.base = 0x200, .len = 0x100}, - .ctl = {.base = 0xF80, .len = 0x10}, + .enc = {.name = "enc", .base = 0x200, .len = 0x100}, + .ctl = {.name = "ctl", .base = 0xF80, .len = 0x10}, }; #define DSC_BLK(_name, _id, _base, _features) \ -- 2.25.1