Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Colin Foster <colin.foster@in-advantage.com>
To:     linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, netdev@vger.kernel.org
Cc:     Linus Walleij <linus.walleij@linaro.org>,
        UNGLinuxDriver@microchip.com,
        Daniel Machon <daniel.machon@microchip.com>,
        Steen Hegelund <Steen.Hegelund@microchip.com>,
        Lars Povlsen <lars.povlsen@microchip.com>,
        Christian Marangi <ansuelsmth@gmail.com>,
        Andrew Lunn <andrew@lunn.ch>,
        Florian Fainelli <florian.fainelli@broadcom.com>,
        Vladimir Oltean <vladimir.oltean@nxp.com>
Subject: [RFC RESEND v1 pinctrl-next 0/1] add blink and activity functions to SGPIO
Date:   Tue, 11 Jul 2023 19:22:49 -0700
Message-Id: <20230712022250.2319557-1-colin.foster@in-advantage.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?IA4tsEegAVuWR0RWBoQp7GkQAoQcmhM6ODJdFQHPGypr93ftfGJTgVA1h/YG?=
 =?us-ascii?Q?rHpSzDDGcLbavVIieS6a50Y1z07PG7Y0xVX2a1y9xMLU+ZXedBChVL+UaO9u?=
 =?us-ascii?Q?jDmUjS2uM3TXaT4xLH14SPqRAqVKNRs3Pa3djLk0riuCDeYPJCH/SHngpDCJ?=
 =?us-ascii?Q?NN6fhNDyQr+FZX/KzKytHxd624uswUOorx4B++VYullfnnr0xGfu22diXMDr?=
 =?us-ascii?Q?zi3HvSMPgLQwjJc9Wy+WxqjzSAgnlTf5+7GrEMfeuHWqZGKweqie/S+KVgsS?=
 =?us-ascii?Q?vviDsVwOdYByT4ekDS+fmlnkia5lSKoEWhy4+ZPYP4yOuX92LJsbV00b6eVH?=
 =?us-ascii?Q?z6AJbP3/LrQivcLB6daUZpAWoLvBCRPes/622cNpcCeq7KSyBtK6EHEjMsHA?=
 =?us-ascii?Q?W/td+K3lnDmFJI81a6MZkbQ9Hyb/N9ax9GgOUFFGrtszCACJ3E1oAylPKLB1?=
 =?us-ascii?Q?7ev7s5bcmRy85t3w8tqrW6CQCrEKT1p0INx2T/EgTXnRgeprlwGwR8viwR1Y?=
 =?us-ascii?Q?9frX+F2sAhOr9LrCc9/Vr9p/9s+6EKoLmtOXlRjIJLZPPZ5KIks5HVDehWhZ?=
 =?us-ascii?Q?KGky/BintVNQAMMHL7EKgjKKmpozl1enKO7iosln69GPdemwIOoqY+KshUNv?=
 =?us-ascii?Q?6NLOsUZssISPNRmVBefL8K5dr57bXvkBoPC30yBd1oS6R6i6w/9h7vs6hvG8?=
 =?us-ascii?Q?Wy8pbDT/iJsF6H5xZj1fNW7xiz7rQmHeAs/rnESo6jJHefv4kXe/No2uMpzF?=
 =?us-ascii?Q?rGaJMrLqABn+aOPLOGYjV5VyICTymaIaQYRRXz9Fx6QKMPqegMoeGA/Yi9o7?=
 =?us-ascii?Q?9wbWsStvuTsHp1ebNPzANt1TmF2fTKNhbcwOmOyhNIujULjAS920ESi8eyBu?=
 =?us-ascii?Q?XiiEDlqBb/wfrtFZ4Q1MpzP7n9eTzve4SUsoFM3o2Zem/w3SBClrOsJLsX/z?=
 =?us-ascii?Q?qa75rNSGZwqtlw3ilrHF16JLg9GVMNTT86ATUXpf8Wb4UXgCHuL/5VDMRaKv?=
 =?us-ascii?Q?OmQl0CXy93yFN9wOemK4lYPYzoWb40Oy5oiHTfwb6eA9pkkidu8Gua10+cYe?=
 =?us-ascii?Q?lJx9Woca77BN32FwTUjxrC26fhjtHdQZUNoJHhtyRkbDnRrp9p6ZHLzQPQtv?=
 =?us-ascii?Q?qySgBT9THmwIGpQI+8OZ0P7YtjaSkZ4p6FGDL+0WzUgbqgC2eEBU0E+MY6cD?=
 =?us-ascii?Q?Ipm8Oo9BZvwWhcTuc97B7XSAd6OTiVWi4SO2tXFJ19SpGCxURWaKlZQ3VZn8?=
 =?us-ascii?Q?PGQwYXBqtnkHpufozQy4RO5Cm9TXPEABSiOTun1xdmHwQMq0D+vgJJIvYTiL?=
 =?us-ascii?Q?mnuJ55qtWuHDwo8RvVLp9ngI2/D0b4zOp6lZs+KY2xcByYxJiaj7obLYsB/j?=
 =?us-ascii?Q?JgFZU64WRngfWUYjRwXgiba7phChG3hlzU9TRL/RTI5cnw02tX1fTliBlmm9?=
 =?us-ascii?Q?JYI09RKEyxQQS2kIP+sd8jtk0JZW8LpjAZVqaBe5tFh1IrZmqMWnLN7Yyd3I?=
 =?us-ascii?Q?lewHyoEtZZd3fx9YBH+a2joJ8LCipXuUlSMELrjrtY5CEdPKnX9b1PKXb4WH?=
 =?us-ascii?Q?VfTa6Ml0RF4ykgCbnPRyn8Ae2dPsUt3ZhguMQ/WfcUwKBHBT7n1X6gLwmg3B?=
 =?us-ascii?Q?RQ=3D=3D?=
X-OriginatorOrg: in-advantage.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 06888a2c-e1be-45ad-c900-08db827eea73
X-MS-Exchange-CrossTenant-AuthSource: MWHPR1001MB2351.namprd10.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Jul 2023 02:23:01.6177
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 48e842ca-fbd8-4633-a79d-0c955a7d3aae
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: +s5TA4wcAUIw9Y6qjKtyLQ1E4/PEDDdmCNS2p9lR472M5AYEc5+DPvAYjtJjnVBctMwFuJmhPfPVAHSt8A0YYelwWpTfv+3elFn4OYU3Tkk=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN6PR10MB7467
X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,RCVD_IN_DNSWL_BLOCKED,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,
        SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no
        version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Preface (new for resend):

This is a resend of a patch I'd sent a couple years back. At that time,
I was told to wait for hardware-offloaded LEDS. It looks like that time
has finally come, so I've changed this from PATCH down to an RFC to make
sure this is the right approach for the framework.

Ocelot chips (VSC7511, VSC7512, VSC7513, VSC7514) have support for
hardware-offloaded LEDs based on network activity. This is currenty
managed by way of pinctrl-microchip-sgpio (and this current patch).

The purpose of this resend is two-fold. First, to come up with an idea
of how this pinctrl-microchip-sgpio module can fit in with the new
hardware-offloaded netdev triggers Christian Marangi recently added. Is
this something that should be in the pinctrl module itself? Or should
there be a drivers/net/ethernet/mscc/ocelot_leds.c module that I should
add?

The second reason is maybe there's someone out there who might also be
considering implementing this. This might be a good starting point if
someone is eager to get coding. On my priority list, this is quite low
so I'll get to it eventually, but maybe not even in this dev cycle.
That's why I'm including the original patch.


Any suggestions on how to approach this problem are welcome.


(You can probably stop reading here)


Original Header:

Expose a debugfs / devicetree interface for Microsemi SGPIO controllers.
By writing values of 2-5, the SGPIO pins can be configured for either
automatic blinking or activity.

The implementation is modeled after the code in
/drivers/pinctrl/pinctrl-ocelot.c.

I have only tested this with currently out-of-tree patches for the
VSC7512 that I hope to get in soon. They are not needed for VSC7513 /
VSC7514, SPARX5, or LUTON - but I don't have any hardware to test.

Of note: the 7512 chip has a discrepancy between the datasheet and the
registers. The datahseet claims 20Hz blink default frequency, the
registers claim 5 Hz default frequency for BMODE_0. I override the
OCELOT registers to correct for this. I don't know if that is needed for
LUTON or SPARX, but having two blink modes at the same frequency isn't
beneficial. As such, I make the blink modes match the 5Hz / 20Hz for the
two modes.

Tested with VSC7512 by way of:
echo SGPIO_O_p1b0 {blink0,blink1,activity0,activity1} > 
/sys/kernel/debug/pinctrl/pinctrl-sgpio-pinctrl-sgpio-output/pinmux-select

LEDs blink!


Colin Foster (1):
  pinctrl: microchip-sgpio: add activity and blink functionality

 drivers/pinctrl/pinctrl-microchip-sgpio.c | 135 +++++++++++++++++++++-
 1 file changed, 130 insertions(+), 5 deletions(-)

-- 
2.25.1