Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Tue, 18 Jul 2023 10:26:37 +0100
Message-ID: <86zg3ttvsi.wl-maz@kernel.org>
From:   Marc Zyngier <maz@kernel.org>
To:     Samuel Holland <samuel.holland@sifive.com>
Cc:     Palmer Dabbelt <palmer@dabbelt.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Samuel Holland <samuel@sholland.org>,
        Thomas Gleixner <tglx@linutronix.de>,
        linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org
Subject: Re: [PATCH] irqchip/sifive-plic: Avoid clearing the per-hart enable bits
In-Reply-To: <20230717185841.1294425-1-samuel.holland@sifive.com>
References: <20230717185841.1294425-1-samuel.holland@sifive.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/28.2
 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO)
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
Precedence: bulk

On Mon, 17 Jul 2023 19:58:40 +0100,
Samuel Holland <samuel.holland@sifive.com> wrote:
> 
> Writes to the PLIC completion register are ignored if the enable bit for
> that (interrupt, hart) combination is cleared. This leaves the interrupt
> in a claimed state, preventing it from being triggered again.
> 
> Originally, the enable bit was cleared in the .irq_mask operation, and
> commit 69ea463021be ("irqchip/sifive-plic: Fixup EOI failed when masked")
> added a workaround for this issue. Later, commit a1706a1c5062
> ("irqchip/sifive-plic: Separate the enable and mask operations") moved
> toggling the enable bit to the .irq_enable/.irq_disable operations and
> removed the workaround.
> 
> However, there are still places where .irq_disable can be called from
> inside the hard IRQ handler, for example in irq_pm_check_wakeup(). As a
> result, this issue causes an interrupt to get stuck in a claimed state
> after being used to wake the system from s2idle.
> 
> There is no real benefit to implementing the .irq_enable/.irq_disable
> operations using the enable bits. In fact, the existing mask/unmask
> implementation using the threshold register is already more efficient,
> as it requires no read/modify/write cycles. So let's leave the enable
> bits set for the lifetime of the IRQ, using them only to control its
> affinity.

Side question, which doesn't affect this patch: what happens with
interrupts that are firing while the interrupt is in a disabled state?
It's fine for levels, but what of edge interrupts?

My reading of the spec is that it is the role of the "gateway" to hold
the signal, and that this is upstream of the PLIC itself, so it
*should* be fine, but I'd like confirmation on that.

Thanks,

	M.

-- 
Without deviation from the norm, progress is not possible.