Received: by 2002:a05:6358:7058:b0:131:369:b2a3 with SMTP id 24csp7055831rwp; Tue, 18 Jul 2023 09:22:03 -0700 (PDT) X-Google-Smtp-Source: APBJJlFQbSgJdQTd/0ygrziBM2Ex+ExURFgTuqhfhBgCiKq/g9TUy1Su34VHyNDYqSxX5LQ48nZ3 X-Received: by 2002:a05:6a00:1583:b0:681:c372:5aa4 with SMTP id u3-20020a056a00158300b00681c3725aa4mr21416383pfk.27.1689697323211; Tue, 18 Jul 2023 09:22:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1689697323; cv=none; d=google.com; s=arc-20160816; b=i5tTHBR9QyyYJrePefwZ89gQx/NcQsZbrDpqeZ0SLre2PjpeRdNUswa+49rRYaRWZM nKBnAnsXwLBiOanvmWtJn8FCyO/QPDCYxCyOKhg/nV9OIjRkHj01nR+zc33iZWkbFPGe Iq+IInDurX/d0CCOvv81oqGrP2KJFOp272CaKzQQ5uU4l4qQ0UC7UjV/J6cMPSlYWnXN FhWoruIYokm2O6nb7tT0OMA6rtootFOwEyW++5J0I2hni2hNlLgQWkN5cpX8nmtEs+ut 15a+l1wukMKuX6+pvnbmcky5AATx8Y2vGwxCbhlCrnJz8VAbzCsTUf96pY1GrOUqGap+ UlFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=awdWUMwivIxjoCOnTj71tlqqZAreDI1XmASgb1GK6sQ=; fh=iD8JsBcuEPy0ET0KvCnvZ7i9/77eaXyhGcOv1IFYV48=; b=E6Hd90FX+5kfc1WTtjOqzn2A5f++iI/GOK8RZhvfoYa/lzPVpzrGI3cuJ1EmjE5IF/ Xhl9pbLUPlItQljyV92fsXJHenY/XYV8xIZwukKMkaZysqzf8h5IJsT0C+HNiWZ4hPb8 GjVhIei8JwoBx4vVg0XtlRebtFx4spPbLaKPIzSUY4eCHIz2I2GMVA9mAhVLR6VYUfED YFg2+JCvYzaHwSpTKFa8/ekTu9SHffzDTnwfk+2U8CrAOutIEw9Ljww4Wv80Dz06O1mE IX9TNkX1VzDzR/HaIm/7cozllbvqXvUNX7CF+hDNFj8Q+srkWkOlJhKQz/iXyS+l60j5 bUeA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h14-20020a056a001a4e00b0068622ce08a0si1809874pfv.221.2023.07.18.09.21.50; Tue, 18 Jul 2023 09:22:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233354AbjGRPmS (ORCPT + 99 others); Tue, 18 Jul 2023 11:42:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41858 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232905AbjGRPmN (ORCPT ); Tue, 18 Jul 2023 11:42:13 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 74ECD172A; Tue, 18 Jul 2023 08:42:08 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 8D43F2F4; Tue, 18 Jul 2023 08:42:51 -0700 (PDT) Received: from slackpad.lan (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 791343F67D; Tue, 18 Jul 2023 08:42:06 -0700 (PDT) Date: Tue, 18 Jul 2023 16:41:08 +0100 From: Andre Przywara To: Matthew Croughan Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2] arm64: dts: allwinner: h616: Add Mango Pi MQ-Quad DTS Message-ID: <20230718164052.6fab0c10@slackpad.lan> In-Reply-To: <20230718124752.1279094-1-matthew.croughan@nix.how> References: <20230718124752.1279094-1-matthew.croughan@nix.how> Organization: Arm Ltd. X-Mailer: Claws Mail 4.1.1 (GTK 3.24.31; x86_64-slackware-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 18 Jul 2023 13:47:51 +0100 Matthew Croughan wrote: Hi Matthew, > Mango Pi MQ Quad is a H616 based SBC, add basic support for the board > and its peripherals thanks for sending this! You would need to add a separate(!) binding patch for the board compatible, see: https://lore.kernel.org/linux-arm-kernel/20230420102409.1394618-1-ludwig.kormann@in-circuit.de/T/#u for an example. Some more comments inline: > --- > arch/arm64/boot/dts/allwinner/Makefile | 1 + > .../allwinner/sun50i-h616-mangopi-mq-quad.dts | 183 ++++++++++++++++++ > 2 files changed, 184 insertions(+) > create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-h616-mangopi-mq-quad.dts > > diff --git a/arch/arm64/boot/dts/allwinner/Makefile b/arch/arm64/boot/dts/allwinner/Makefile > index 6a96494a2e0a..06c5b97dbfc3 100644 > --- a/arch/arm64/boot/dts/allwinner/Makefile > +++ b/arch/arm64/boot/dts/allwinner/Makefile > @@ -38,5 +38,6 @@ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-pine-h64.dtb > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-pine-h64-model-b.dtb > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-tanix-tx6.dtb > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h6-tanix-tx6-mini.dtb > +dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h616-mangopi-mq-quad.dtb > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h616-orangepi-zero2.dtb > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h616-x96-mate.dtb > diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h616-mangopi-mq-quad.dts b/arch/arm64/boot/dts/allwinner/sun50i-h616-mangopi-mq-quad.dts > new file mode 100644 > index 000000000000..47fd49af2886 > --- /dev/null > +++ b/arch/arm64/boot/dts/allwinner/sun50i-h616-mangopi-mq-quad.dts > @@ -0,0 +1,183 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +// Copyright (C) 2020 Arm Ltd. > +/* > + * Copyright (C) 2023 Matthew Croughan > + */ Please unify the comment styles. If you have more than one line, just use one multi-line comment. > + > +/dts-v1/; > + > +#include "sun50i-h616.dtsi" > + > +#include > +#include > +#include > + > +/ { > + model = "MangoPi MQ-Quad"; > + compatible = "widora,mangopi-mq-quad", "allwinner,sun50i-h616"; > + > + aliases { > + serial0 = &uart0; > + }; > + > + chosen { > + stdout-path = "serial0:115200n8"; > + }; > + > + leds { > + compatible = "gpio-leds"; > + > + led-0 { > + function = LED_FUNCTION_STATUS; > + color = ; > + gpios = <&pio 2 13 GPIO_ACTIVE_HIGH>; /* PC13 */ > + }; > + }; > + > + reg_vcc5v: vcc5v { > + /* board wide 5V supply directly from the USB-C socket */ > + compatible = "regulator-fixed"; > + regulator-name = "vcc-5v"; > + regulator-min-microvolt = <5000000>; > + regulator-max-microvolt = <5000000>; > + regulator-always-on; > + }; > + > + reg_vcc3v3: vcc3v3 { > + /* board wide 3V3 supply directly from SY8008 regulator */ > + compatible = "regulator-fixed"; > + regulator-name = "vcc-3v3"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + }; > + > + wifi_pwrseq: wifi-pwrseq { > + compatible = "mmc-pwrseq-simple"; > + reset-gpios = <&pio 6 18 GPIO_ACTIVE_LOW>; /* PG18 */ > + }; > +}; > + > +&ehci1 { > + status = "okay"; > +}; > + > +/* USB 2 & 3 are on headers only. */ > + > +&mmc0 { > + vmmc-supply = <®_vcc3v3>; > + cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>; /* PF6 */ > + bus-width = <4>; > + status = "okay"; > +}; > + > +&mmc1 { > + bus-width = <4>; > + mmc-pwrseq = <&wifi_pwrseq>; > + non-removable; > + vmmc-supply = <®_vcc3v3>; > + vqmmc-supply = <®_vcc3v3>; > + pinctrl-0 = <&mmc1_pins>; > + pinctrl-names = "default"; > + status = "okay"; > + > + rtl8723ds: wifi@1 { > + reg = <1>; > + interrupt-parent = <&pio>; > + interrupts = <6 15 IRQ_TYPE_LEVEL_LOW>; /* PG15 */ > + interrupt-names = "host-wake"; > + }; > +}; Can you please add the supplies for the GPIO ports? This avoids those warning messages about dummy supplies you might have spotted in the dmesg. &pio { vcc-pc-supply = <®_vcc3v3>; ... You find them on the SoC pads named VCC_Px. > + > + > +&uart1 { > + uart-has-rtscts; > + pinctrl-0 = <&uart1_pins>, <&uart1_rts_cts_pins>; > + pinctrl-names = "default"; > + status = "okay"; > + > + bluetooth { > + compatible = "realtek,rtl8723ds-bt"; > + device-wake-gpios = <&pio 6 17 GPIO_ACTIVE_HIGH>; /* PG17 */ > + enable-gpios = <&pio 6 19 GPIO_ACTIVE_HIGH>; /* PG19 */ > + host-wake-gpios = <&pio 6 16 GPIO_ACTIVE_HIGH>; /* PG16 */ > + }; > +}; > + > +&ohci1 { > + status = "okay"; > +}; > + > +&r_i2c { > + status = "okay"; > + > + axp313a: pmic@36 { > + compatible = "x-powers,axp313a"; > + reg = <0x36>; > + x-powers,self-working-mode; This property is only allowed for the AXP806. Please just remvoe it. > + regulators { You could add a comment here that ALDO1 supplies VCC-PLL and VCC-DCXO, plus the 1.8V part of the DRAM, to show that the always-on is justified. > + reg_aldo1: aldo1 { > + regulator-always-on; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-name = "vcc-1v8"; > + }; > + > + reg_dldo1: dldo1 { I don't see from the schematic where this would be used. What happens if you keep that disabled? Is there anything that ceases working? The rest looks fine, I compared the properties against the schematic. Please wait for a day(!), to give others - like me ;-) - a chance for review, and to avoid confusion and overlaps (like what just happened now), then send a new version. You should also run checkpatch and dtbs_check. Cheers, Andre > + regulator-always-on; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-name = "vcc-3v3-pmic"; > + }; > + > + reg_dcdc1: dcdc1 { > + regulator-always-on; > + regulator-min-microvolt = <810000>; > + regulator-max-microvolt = <990000>; > + regulator-name = "vdd-gpu-sys"; > + }; > + > + reg_dcdc2: dcdc2 { > + regulator-always-on; > + regulator-min-microvolt = <810000>; > + regulator-max-microvolt = <1100000>; > + regulator-name = "vdd-cpu"; > + }; > + > + reg_dcdc3: dcdc3 { > + regulator-always-on; > + regulator-min-microvolt = <1500000>; > + regulator-max-microvolt = <1500000>; > + regulator-name = "vdd-dram"; > + }; > + > + }; > + }; > +}; > + > +&uart0 { > + pinctrl-names = "default"; > + pinctrl-0 = <&uart0_ph_pins>; > + status = "okay"; > +}; > + > +&usbotg { > + /* > + * PHY0 pins are connected to a USB-C socket, but a role switch > + * is not implemented: both CC pins are pulled to GND. > + * The VBUS pins power the device, so a fixed peripheral mode > + * is the best choice. > + * The board can be powered via GPIOs, in this case port0 *can* > + * act as a host (with a cable/adapter ignoring CC), as VBUS is > + * then provided by the GPIOs. Any user of this setup would > + * need to adjust the DT accordingly: dr_mode set to "host", > + * enabling OHCI0 and EHCI0. > + */ > + dr_mode = "peripheral"; > + status = "okay"; > +}; > + > +&usbphy { > + usb1_vbus-supply = <®_vcc5v>; > + status = "okay"; > +};