Received: by 2002:a05:6358:701b:b0:131:369:b2a3 with SMTP id 27csp3293365rwo; Mon, 24 Jul 2023 08:59:20 -0700 (PDT) X-Google-Smtp-Source: APBJJlEYxHIXqwwO79Je6+IW7y3H3/ZOLPvf4jZFiXSAlfpv40f21IRampPGJXVo4xNoCg7kmXE+ X-Received: by 2002:a17:903:1106:b0:1bb:1e69:28be with SMTP id n6-20020a170903110600b001bb1e6928bemr11300010plh.42.1690214360542; Mon, 24 Jul 2023 08:59:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690214360; cv=none; d=google.com; s=arc-20160816; b=RMOd/uJKKGf7oIIY86SfS5YYbVaanM+PDFHPfGLtZG64fREjVOn51WyII9x5s3QcWi SbiQ29BDuZgfLElKjaWVd0XnDPJ0sBVFO1BculSvKrPuDzYegYVwMxtoUlgd1ev1SUgu PBa8zj3fXV7LO7I8p6GDmBk21OdOBVKKadS069TpXiTrF3alZRFXAiXW7ErG+FbqjwOR WgrDFXgCf1TJQMYGx81gqahabHhFYJ0YnSWtDUILb61c7LPMAEI+Uo+3eAVJD+JFumLA g8OFK6o1Aa/tWR0LVQKb1kTh/66YjyyjvTTb61mEMN9DhUpE1NBNkZas7r9Zf7B2e93M FXJA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=gIh8Oa2yTIhPHcGMcsV0nHdTtNfTz0Xlz8CxSlkOme4=; fh=jxQJlc/YKljvD1f2ejEEKJlS7LQHMpJ78TZD8viPeGE=; b=ke4/y2gXqRHlzVveq3JRo134fhD203pkLAc7VWOloB9rn1mP2M71RsyEIaJTrrqlsq Od2+MUeHT9q9/ItV11PKUj5oUalOT6UmxfIPRTodevaUyE9Y8Fb22gT8tquyxasdOac+ Wm8pV8Nigtn0k5Z0UTm0ErV9P8uVsAGdcciTZiFMUVVSeloh+7d6QFKtwssNBiroFHbE r75XmFxgEE99qtxE79Kb4LkJ6BxxD5kZmkmsCIhygWXt59/qF11mICfILWRSsOOD5RvX jF7TkqAPNLYfTDMVwDWLYeM+YO5pi2XZ2wdm6cdE1Lb8qZWoT/RizSrBh48sHeufEo7c EXKw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="pH5HG/9o"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f5-20020a170902ce8500b001b9e9edc44bsi9677487plg.474.2023.07.24.08.59.07; Mon, 24 Jul 2023 08:59:20 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="pH5HG/9o"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231488AbjGXPjk (ORCPT + 99 others); Mon, 24 Jul 2023 11:39:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54326 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231434AbjGXPjb (ORCPT ); Mon, 24 Jul 2023 11:39:31 -0400 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D9D2210EC; Mon, 24 Jul 2023 08:39:25 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 36OFdEMc129943; Mon, 24 Jul 2023 10:39:14 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1690213154; bh=gIh8Oa2yTIhPHcGMcsV0nHdTtNfTz0Xlz8CxSlkOme4=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=pH5HG/9omBH0wt92W3dWHGjso/HXI8PR8LVprIUmkILSaf/o5coRqib7smGvXpZhH 0WJvt5W2tVY6Qvlysd9PdJM0JhOHzKdf8azXFgywOVSGyp0vlzaugPDCg2kXIf73tU E7pnmCd5XTIYNtSdpJThq4RB7rVyxFq278yvKXkQ= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 36OFdDuV018404 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 24 Jul 2023 10:39:13 -0500 Received: from DLEE115.ent.ti.com (157.170.170.26) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 24 Jul 2023 10:39:13 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 24 Jul 2023 10:39:13 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 36OFdDqZ001769; Mon, 24 Jul 2023 10:39:13 -0500 From: Nishanth Menon To: Tony Lindgren , =?UTF-8?q?Beno=C3=AEt=20Cousson?= , Stephen Boyd , Nishanth Menon , Conor Dooley , Krzysztof Kozlowski , Rob Herring , Viresh Kumar , "Rafael J. Wysocki" CC: Vibhore Vardhan , Dhruva Gole , , , , , Subject: [PATCH 4/5] dt-bindings: opp: Convert ti-omap5-opp-supply.txt to yaml binding Date: Mon, 24 Jul 2023 10:39:10 -0500 Message-ID: <20230724153911.1376830-5-nm@ti.com> X-Mailer: git-send-email 2.40.0 In-Reply-To: <20230724153911.1376830-1-nm@ti.com> References: <20230724153911.1376830-1-nm@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Rename ti-omap5-opp-supply to be bit more generic omap-opp-supply and convert the binding to yaml. Signed-off-by: Nishanth Menon --- .../bindings/opp/ti,omap-opp-supply.yaml | 108 ++++++++++++++++++ .../bindings/opp/ti-omap5-opp-supply.txt | 63 ---------- 2 files changed, 108 insertions(+), 63 deletions(-) create mode 100644 Documentation/devicetree/bindings/opp/ti,omap-opp-supply.yaml delete mode 100644 Documentation/devicetree/bindings/opp/ti-omap5-opp-supply.txt diff --git a/Documentation/devicetree/bindings/opp/ti,omap-opp-supply.yaml b/Documentation/devicetree/bindings/opp/ti,omap-opp-supply.yaml new file mode 100644 index 000000000000..ff1b3d8fea31 --- /dev/null +++ b/Documentation/devicetree/bindings/opp/ti,omap-opp-supply.yaml @@ -0,0 +1,108 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/opp/ti,omap-opp-supply.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Texas Instruments OMAP compatible OPP supply description + +description: | + OMAP5, DRA7, and AM57 family of SoCs have Class0 AVS eFuse registers which + contain data that can be used to adjust voltages programmed for some of their + supplies for more efficient operation. This binding provides the information + needed to read these values and use them to program the main regulator during + an OPP transitions. + + Also, some supplies may have an associated vbb-supply which is an Adaptive Body + Bias regulator which much be transitioned in a specific sequence with regards + to the vdd-supply and clk when making an OPP transition. By supplying two + regulators to the device that will undergo OPP transitions we can make use + of the multi regulator binding that is part of the OPP core described + to describe both regulators needed by the platform. + +maintainers: + - Nishanth Menon + +properties: + $nodename: + pattern: '^opp-supply(@[0-9a-f]+)?$' + + compatible: + oneOf: + - description: Basic OPP supply controlling VDD and VBB + items: + - const: ti,omap-opp-supply + - description: OMAP5+ optimized voltages in efuse(Class 0) VDD along with + VBB. + items: + - const: ti,omap5-opp-supply + - description: OMAP5+ optimized voltages in efuse(class0) VDD but no VBB + items: + - const: ti,omap5-core-opp-supply + + reg: + description: Address and length of the efuse register set for the device + maxItems: 1 + + ti,absolute-max-voltage-uv: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Absolute maximum voltage for the OPP supply + + ti,efuse-settings: + $ref: /schemas/types.yaml#/definitions/uint32-matrix + description: An array of u32 tuple items providing information about + optimized efuse configuration. Each item consists of the following + voltage_in_uV - reference voltage (OPP Voltage) + efuse_offset - efuse offset fromr eg where the optimized voltage is + stored. + items: + minItems: 2 + maxItems: 2 + minItems: 1 + +required: + - compatible + - ti,absolute-max-voltage-uv + +allOf: + - if: + not: + properties: + compatible: + contains: + const: ti,omap-opp-supply + then: + required: + - reg + - ti,efuse-settings + +additionalProperties: false + +examples: + - | + opp_supply_mpu_iva_hd: opp-supply { + compatible = "ti,omap-opp-supply"; + ti,absolute-max-voltage-uv = <1375000>; + }; + - | + opp_supply_mpu: opp-supply@4a003b20 { + compatible = "ti,omap5-opp-supply"; + reg = <0x4a003b20 0x8>; + ti,efuse-settings = + /* uV offset */ + <1060000 0x0>, + <1160000 0x4>, + <1210000 0x8>; + ti,absolute-max-voltage-uv = <1500000>; + }; + - | + opp_supply_mpu2: opp-supply@4a003b00 { + compatible = "ti,omap5-core-opp-supply"; + reg = <0x4a003b00 0x8>; + ti,efuse-settings = + /* uV offset */ + <1060000 0x0>, + <1160000 0x4>, + <1210000 0x8>; + ti,absolute-max-voltage-uv = <1500000>; + }; diff --git a/Documentation/devicetree/bindings/opp/ti-omap5-opp-supply.txt b/Documentation/devicetree/bindings/opp/ti-omap5-opp-supply.txt deleted file mode 100644 index b70d326117cd..000000000000 --- a/Documentation/devicetree/bindings/opp/ti-omap5-opp-supply.txt +++ /dev/null @@ -1,63 +0,0 @@ -Texas Instruments OMAP compatible OPP supply description - -OMAP5, DRA7, and AM57 family of SoCs have Class0 AVS eFuse registers which -contain data that can be used to adjust voltages programmed for some of their -supplies for more efficient operation. This binding provides the information -needed to read these values and use them to program the main regulator during -an OPP transitions. - -Also, some supplies may have an associated vbb-supply which is an Adaptive Body -Bias regulator which much be transitioned in a specific sequence with regards -to the vdd-supply and clk when making an OPP transition. By supplying two -regulators to the device that will undergo OPP transitions we can make use -of the multi regulator binding that is part of the OPP core described here [1] -to describe both regulators needed by the platform. - -[1] Documentation/devicetree/bindings/opp/opp-v2.yaml - -Required Properties for Device Node: -- vdd-supply: phandle to regulator controlling VDD supply -- vbb-supply: phandle to regulator controlling Body Bias supply - (Usually Adaptive Body Bias regulator) - -Required Properties for opp-supply node: -- compatible: Should be one of: - "ti,omap-opp-supply" - basic OPP supply controlling VDD and VBB - "ti,omap5-opp-supply" - OMAP5+ optimized voltages in efuse(class0)VDD - along with VBB - "ti,omap5-core-opp-supply" - OMAP5+ optimized voltages in efuse(class0) VDD - but no VBB. -- reg: Address and length of the efuse register set for the device (mandatory - only for "ti,omap5-opp-supply") -- ti,efuse-settings: An array of u32 tuple items providing information about - optimized efuse configuration. Each item consists of the following: - volt: voltage in uV - reference voltage (OPP voltage) - efuse_offseet: efuse offset from reg where the optimized voltage is stored. -- ti,absolute-max-voltage-uv: absolute maximum voltage for the OPP supply. - -Example: - -/* Device Node (CPU) */ -cpus { - cpu0: cpu@0 { - device_type = "cpu"; - - ... - - vdd-supply = <&vcc>; - vbb-supply = <&abb_mpu>; - }; -}; - -/* OMAP OPP Supply with Class0 registers */ -opp_supply_mpu: opp_supply@4a003b20 { - compatible = "ti,omap5-opp-supply"; - reg = <0x4a003b20 0x8>; - ti,efuse-settings = < - /* uV offset */ - 1060000 0x0 - 1160000 0x4 - 1210000 0x8 - >; - ti,absolute-max-voltage-uv = <1500000>; -}; -- 2.40.0