Received: by 2002:a05:6358:701b:b0:131:369:b2a3 with SMTP id 27csp4030313rwo; Mon, 24 Jul 2023 22:38:35 -0700 (PDT) X-Google-Smtp-Source: APBJJlFpu1lpWq3fPERg9YQUFtLStod1KtMK5KH2RxSdbWzCEuYM61FgOO+mk0dh6TTavUJeotg6 X-Received: by 2002:a0d:ef42:0:b0:583:9018:29ec with SMTP id y63-20020a0def42000000b00583901829ecmr10253027ywe.32.1690263514964; Mon, 24 Jul 2023 22:38:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690263514; cv=none; d=google.com; s=arc-20160816; b=xvAVJeyJ9LzREVNlacqdO7bSGbhQwrSM11dkshUWBOqRkQ1/aCGociIuxs7G7MwTFt kpjQ6iX3MpWQSraAUleqQGEuqGa6GTx6mEW4h7vS6sLRh70P6kKqGuaYtaqDTU1vN+xN fY9Ji/Z/RAS0C1XSG0j3RUMKnI5iprrpEC69bNSmAzu5N2dyRd06U69NHuOxJZf3YCj/ FGarydvrqUrs7HjrDQntJbJFmZkWATqohU84mF5vrqk7HoLuYeq4lsZieUyGb0F+ewWc mdc3QdyiZG6JYTTdXjlVMgyjv642if3Mev0cDAzFjMrK45mADXD4hD51ykBPyiC86/cI j70w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id; bh=ifbjPXfvmJyDKBuynbMpzhRB/o+cazfMkV+mVCemC+Q=; fh=d6fOH7BsYW64pNeUFvB0fh1Hxc2ytR4yRQTxqXYAOn8=; b=ugJ7sCnfLjYLTrv9umPtvpba0+5/L5eCMHlAKfyzmDxOvJ+T1m4nc59k6AermdeOSw AiAnRrDwpwuC0yIvLv3IImYbHdI44sRsERHSWJ6LExaoTkgwQxsfhz73ZDgP/sgnhe0g kV9D8dPXNxbaZ5Vnr54UU8528J2LARuMAKM8I1hFNd9mRA+rb8IDEh3WnH9IdxDDHai5 UR7Du8/bdvuhPi8WljfKWIV4PrIhg+5MYwglvZ6OAw5VJufXf0nBRdATKslif00u0DaW HdtBz1glsFuUJ69pMPQ7IR+0FS/EAzQQqLob63/PFtr/lQf6CDDvNdu9u9gvYxW4qEWs zzzA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k9-20020a63d849000000b0055ac8f8526dsi10658817pgj.530.2023.07.24.22.38.18; Mon, 24 Jul 2023 22:38:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231354AbjGYEkO (ORCPT + 99 others); Tue, 25 Jul 2023 00:40:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60776 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229470AbjGYEkN (ORCPT ); Tue, 25 Jul 2023 00:40:13 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 4E59810D1; Mon, 24 Jul 2023 21:40:11 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 2F2C1FEC; Mon, 24 Jul 2023 21:40:54 -0700 (PDT) Received: from [10.163.51.115] (unknown [10.163.51.115]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id EC54A3F67D; Mon, 24 Jul 2023 21:40:03 -0700 (PDT) Message-ID: Date: Tue, 25 Jul 2023 10:10:01 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.11.0 Subject: Re: [PATCH v2 1/4] arm_pmu: Add PERF_PMU_CAP_EXTENDED_HW_TYPE capability Content-Language: en-US To: James Clark , linux-perf-users@vger.kernel.org, irogers@google.com, will@kernel.org Cc: Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Mark Rutland , Alexander Shishkin , Jiri Olsa , Namhyung Kim , Adrian Hunter , Thomas Gleixner , Borislav Petkov , Dave Hansen , x86@kernel.org, "H. Peter Anvin" , Kan Liang , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org References: <20230724134500.970496-1-james.clark@arm.com> <20230724134500.970496-2-james.clark@arm.com> From: Anshuman Khandual In-Reply-To: <20230724134500.970496-2-james.clark@arm.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,NICE_REPLY_A, RCVD_IN_DNSWL_MED,SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 7/24/23 19:14, James Clark wrote: > This capability gives us the ability to open PERF_TYPE_HARDWARE and > PERF_TYPE_HW_CACHE events on a specific PMU for free. All the > implementation is contained in the Perf core and tool code so no change > to the Arm PMU driver is needed. > > The following basic use case now results in Perf opening the event on > all PMUs rather than picking only one in an unpredictable way: > > $ perf stat -e cycles -- taskset --cpu-list 0,1 stress -c 2 > > Performance counter stats for 'taskset --cpu-list 0,1 stress -c 2': > > 963279620 armv8_cortex_a57/cycles/ (99.19%) > 752745657 armv8_cortex_a53/cycles/ (94.80%) > > Fixes: 55bcf6ef314a ("perf: Extend PERF_TYPE_HARDWARE and PERF_TYPE_HW_CACHE") > Suggested-by: Ian Rogers > Acked-by: Ian Rogers > Signed-off-by: James Clark Reviewed-by: Anshuman Khandual > --- > drivers/perf/arm_pmu.c | 7 ++++++- > 1 file changed, 6 insertions(+), 1 deletion(-) > > diff --git a/drivers/perf/arm_pmu.c b/drivers/perf/arm_pmu.c > index f6ccb2cd4dfc..2e79201daa4a 100644 > --- a/drivers/perf/arm_pmu.c > +++ b/drivers/perf/arm_pmu.c > @@ -880,8 +880,13 @@ struct arm_pmu *armpmu_alloc(void) > * configuration (e.g. big.LITTLE). This is not an uncore PMU, > * and we have taken ctx sharing into account (e.g. with our > * pmu::filter callback and pmu::event_init group validation). > + * > + * PERF_PMU_CAP_EXTENDED_HW_TYPE is required to open > + * PERF_TYPE_HARDWARE and PERF_TYPE_HW_CACHE events on a > + * specific PMU. > */ > - .capabilities = PERF_PMU_CAP_HETEROGENEOUS_CPUS | PERF_PMU_CAP_EXTENDED_REGS, > + .capabilities = PERF_PMU_CAP_HETEROGENEOUS_CPUS | PERF_PMU_CAP_EXTENDED_REGS | > + PERF_PMU_CAP_EXTENDED_HW_TYPE, > }; > > pmu->attr_groups[ARMPMU_ATTR_GROUP_COMMON] =