Received: by 2002:a05:6358:701b:b0:131:369:b2a3 with SMTP id 27csp4217041rwo; Tue, 25 Jul 2023 02:31:06 -0700 (PDT) X-Google-Smtp-Source: APBJJlHO+gSX/UZIraPyPOKpBYEle71RB+exDg05hukgJV0yRc0gA9MuTx7eWRJMVngo9hHM7RGu X-Received: by 2002:a19:7419:0:b0:4fb:8ff3:1f72 with SMTP id v25-20020a197419000000b004fb8ff31f72mr6088209lfe.1.1690277466283; Tue, 25 Jul 2023 02:31:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690277466; cv=none; d=google.com; s=arc-20160816; b=GS4gx2jyga11kdUGE6HZjoBnN+/GosyVX2Ykycd2vJdgR/03GKEXwK+VmtY670rDRA UJgniLNmtvrK6f9dAeTwxnHjlKsXSo344eRRdIzYnvqKIaZZ5PzZeGToai9thPtIMSLJ ZWG8oi49Nnn7Cn5vjQ2PKDVFLLiHGWH14A39/79fr7v8E0mSdl8g5I1In4jw88Jk6Mdq X1piFlINvDSL5+pPA4jrLqqJr55r5dTtHBOvDe+8ofbQwk3arBVj59FnJd8aNXCVLYwq xqR9ycOtRHuWBw7ipDjeD+wLvLI8eiYbelsjX9B78gd/aD3hOLmhduaBM7wCnFHszAK7 o3hg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Krntmvd6sbxal9aC9xYiKFBQyoM9lG0T4skUJUpWy1U=; fh=j5z+1OhFuGBFoHpqsKfNW8PvbyYDiDyztgOSDrYZWKg=; b=NOqMZeg8VPCwbWmoDWCoiW6rP1ClfoEu4fRyzRzIyVuuZrIMpaGwxCx40ZARn2Uv4T XOgljrggNU3kDEwknaC05XWRZWkl+p1ixaFggq4f4gkFwa3JikjGZ41kwbKvIw4On4kY 4auRQYH3daVoYpL2rJgsK/qH62kW9rSi7IAJ3tTIfAWxNAT4caM0HsFX8fnhvZ9DP4Zz mJPN+2EysNgTe7AmEDGXU7K4GMcbhBQmQKsXoenUu1bD4tW9S6WYUNvaXPcR8E8+Atfh IYKtXzwfwp8F/AGhWz39G+hNGUviEJMNCJVv/yi0FFm8McNseJFVDmYCKb+qtD1jkl7c Cg0A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@bootlin.com header.s=gm1 header.b=FcMbkEku; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=bootlin.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id w14-20020a50fa8e000000b0051dd487b0d6si425177edr.361.2023.07.25.02.30.41; Tue, 25 Jul 2023 02:31:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@bootlin.com header.s=gm1 header.b=FcMbkEku; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=bootlin.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232372AbjGYJ1D (ORCPT + 99 others); Tue, 25 Jul 2023 05:27:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33338 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233101AbjGYJ0Y (ORCPT ); Tue, 25 Jul 2023 05:26:24 -0400 Received: from relay2-d.mail.gandi.net (relay2-d.mail.gandi.net [217.70.183.194]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B9CF826A3; Tue, 25 Jul 2023 02:25:28 -0700 (PDT) Received: by mail.gandi.net (Postfix) with ESMTPA id 3717C40008; Tue, 25 Jul 2023 09:25:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=gm1; t=1690277126; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=Krntmvd6sbxal9aC9xYiKFBQyoM9lG0T4skUJUpWy1U=; b=FcMbkEkuWH1FB1V9J9KiFhZFda0ErOBrsBZH0Kch10ZK4pei1AljmHfU7zPCuXscGqwtDk H4UxlPrVyiSpTTflPIwednpxWECxdiWeDqXYE2MsbTS5QpsudekxK+1b6SKRu36+f6KriW QzUnIR4UZLq15cayvA6cwfx9oj9pGvpsusLQepU2rZKc6DgB3t7CDRE+niHimAW+6VmeIP nmhmWtyUjc3HMt39GfVIUufItTKB1YGEtH6E/Z00LbU1g/2WrlVpkCeVroznzwAFrbLNHV 7V7fep+oBSKeafbml5BOeif/1/1GSKLv6qPNEHgx8gasEG5F4JY7me0t66U6sA== From: Herve Codina To: Herve Codina , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Andrew Lunn , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lee Jones , Linus Walleij , Qiang Zhao , Li Yang , Liam Girdwood , Mark Brown , Jaroslav Kysela , Takashi Iwai , Shengjiu Wang , Xiubo Li , Fabio Estevam , Nicolin Chen , Christophe Leroy Cc: netdev@vger.kernel.org, linuxppc-dev@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, alsa-devel@alsa-project.org, Thomas Petazzoni Subject: [PATCH 11/26] soc: fsl: cpm1: qmc: Add support for disabling channel TSA entries Date: Tue, 25 Jul 2023 11:23:47 +0200 Message-ID: <20230725092417.43706-12-herve.codina@bootlin.com> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20230725092417.43706-1-herve.codina@bootlin.com> References: <20230725092417.43706-1-herve.codina@bootlin.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-GND-Sasl: herve.codina@bootlin.com X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_PASS,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org In order to allow runtime timeslot route changes, disabling channel TSA entries needs to be supported. Add support for this new feature. Signed-off-by: Herve Codina --- drivers/soc/fsl/qe/qmc.c | 20 +++++++++++--------- 1 file changed, 11 insertions(+), 9 deletions(-) diff --git a/drivers/soc/fsl/qe/qmc.c b/drivers/soc/fsl/qe/qmc.c index 2753db0b914a..e19782808f5b 100644 --- a/drivers/soc/fsl/qe/qmc.c +++ b/drivers/soc/fsl/qe/qmc.c @@ -567,7 +567,8 @@ static void qmc_chan_read_done(struct qmc_chan *chan) spin_unlock_irqrestore(&chan->rx_lock, flags); } -static int qmc_chan_setup_tsa_64rxtx(struct qmc_chan *chan, const struct tsa_serial_info *info) +static int qmc_chan_setup_tsa_64rxtx(struct qmc_chan *chan, const struct tsa_serial_info *info, + bool enable) { unsigned int i; u16 curr; @@ -603,13 +604,14 @@ static int qmc_chan_setup_tsa_64rxtx(struct qmc_chan *chan, const struct tsa_ser continue; qmc_clrsetbits16(chan->qmc->scc_pram + QMC_GBL_TSATRX + (i * 2), - ~QMC_TSA_WRAP, val); + ~QMC_TSA_WRAP, enable ? val : 0x0000); } return 0; } -static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_serial_info *info) +static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_serial_info *info, + bool enable) { unsigned int i; u16 curr; @@ -650,7 +652,7 @@ static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_ continue; qmc_clrsetbits16(chan->qmc->scc_pram + QMC_GBL_TSATRX + (i * 2), - ~QMC_TSA_WRAP, val); + ~QMC_TSA_WRAP, enable ? val : 0x0000); } /* Set entries based on Tx stuff */ for (i = 0; i < info->nb_tx_ts; i++) { @@ -658,13 +660,13 @@ static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_ continue; qmc_clrsetbits16(chan->qmc->scc_pram + QMC_GBL_TSATTX + (i * 2), - ~QMC_TSA_WRAP, val); + ~QMC_TSA_WRAP, enable ? val : 0x0000); } return 0; } -static int qmc_chan_setup_tsa(struct qmc_chan *chan) +static int qmc_chan_setup_tsa(struct qmc_chan *chan, bool enable) { struct tsa_serial_info info; int ret; @@ -679,8 +681,8 @@ static int qmc_chan_setup_tsa(struct qmc_chan *chan) * and one for Tx) according to assigned TS numbers. */ return ((info.nb_tx_ts > 32) || (info.nb_rx_ts > 32)) ? - qmc_chan_setup_tsa_64rxtx(chan, &info) : - qmc_chan_setup_tsa_32rx_32tx(chan, &info); + qmc_chan_setup_tsa_64rxtx(chan, &info, enable) : + qmc_chan_setup_tsa_32rx_32tx(chan, &info, enable); } static int qmc_chan_command(struct qmc_chan *chan, u8 qmc_opcode) @@ -1146,7 +1148,7 @@ static int qmc_setup_chan(struct qmc *qmc, struct qmc_chan *chan) chan->qmc = qmc; - ret = qmc_chan_setup_tsa(chan); + ret = qmc_chan_setup_tsa(chan, true); if (ret) return ret; -- 2.41.0