Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <fc55d5eb-1bc6-84b5-b9f2-daf24817b8b6@linaro.org>
Date:   Wed, 26 Jul 2023 11:37:25 +0200
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101
 Thunderbird/102.13.0
Subject: Re: [PATCH v3 2/3] pinctrl: qcom: sm8350-lpass-lpi: add SM8350 LPASS
 TLMM
To:     Linus Walleij <linus.walleij@linaro.org>
Cc:     Bjorn Andersson <andersson@kernel.org>,
        Andy Gross <agross@kernel.org>,
        Konrad Dybcio <konrad.dybcio@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Catalin Marinas <catalin.marinas@arm.com>,
        Will Deacon <will@kernel.org>,
        Srinivas Kandagatla <srinivas.kandagatla@linaro.org>,
        linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org
References: <20230719192058.433517-1-krzysztof.kozlowski@linaro.org>
 <20230719192058.433517-2-krzysztof.kozlowski@linaro.org>
 <CACRpkdbK7gU36nVOm0J+HbLk5JRKki+30=UaJ6hZjF1DiB4bBw@mail.gmail.com>
 <34be3638-ed14-bb0b-eb2e-c44f43c582f2@linaro.org>
 <CACRpkdY=WYZEfHuYsJe3kxk4-E3r4wp-Ln=GyvSY2m=+-Ow47A@mail.gmail.com>
Content-Language: en-US
From:   Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
In-Reply-To: <CACRpkdY=WYZEfHuYsJe3kxk4-E3r4wp-Ln=GyvSY2m=+-Ow47A@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Precedence: bulk

On 25/07/2023 20:18, Linus Walleij wrote:
> On Mon, Jul 24, 2023 at 9:06 PM Krzysztof Kozlowski
> <krzysztof.kozlowski@linaro.org> wrote:
>> On 24/07/2023 20:09, Linus Walleij wrote:
>>> On Wed, Jul 19, 2023 at 9:21 PM Krzysztof Kozlowski
>>> <krzysztof.kozlowski@linaro.org> wrote:
>>>
>>>> Add driver for pin controller in Low Power Audio SubSystem (LPASS).  The
>>>> driver is similar to SM8250 LPASS pin controller, with difference in one
>>>> new pin (gpio14) belonging to swr_tx_data.
>>>>
>>>> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
>>>
>>> This sure looks good to me.
>>>
>>> Krzystof, can you collect a branch with pin control changes for
>>> Qualcomm chips that I can pull? If it's OK with Bjorn that is.
>>
>> Sure, I can go through the lore search results and grab recent submissions.
> 
> Thanks, I think you know better than me what is the stuff that is reviewed
> and ready for merge.
> 
> I have this on my devel branch so far:
> 59d612a3215c dt-bindings: pinctrl: qcom: lpass-lpi: Remove qcom,adsp-bypass-mode
> abf02e132cb6 pinctrl: qcom: lpass-lpi: Make the clocks optional, always
> 1e46c7430af7 pinctrl: qcom-pmic-gpio: Add support for pmx75
> 8fff6514ff0a pinctrl: qcom-pmic-gpio: Add support for pm7550ba
> 75ec058db332 dt-bindings: pinctrl: qcom-pmic-gpio: Add pmx75 support
> 4bbee99da13a dt-bindings: pinctrl: qcom-pmic-gpio: Add pm7550ba support
> 
> Anything else is in some inbetween state and I'm not sure of the status
> so it would really offload me if you could get it in order!

It seems only my patchset, SM6115 LPASS pinctrl and one my binding
change were missing, so I took these.

Best regards,
Krzysztof