Received: by 2002:a05:6358:700f:b0:131:369:b2a3 with SMTP id 15csp135640rwo; Tue, 1 Aug 2023 14:19:42 -0700 (PDT) X-Google-Smtp-Source: APBJJlENZwAX6oQ7yRIbp/ZkEdnzaSEZehac1kja/irRRm+IKRFlCAKlUKFJ1c8vLA3usN0qe/2Z X-Received: by 2002:a05:6512:20cb:b0:4fb:c740:326 with SMTP id u11-20020a05651220cb00b004fbc7400326mr2724593lfr.55.1690924782648; Tue, 01 Aug 2023 14:19:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690924782; cv=none; d=google.com; s=arc-20160816; b=AMhXwcaCcZMvdpUEHFG0rwtqWfKy6Zz3mEpgH1gP9XTyVh1/eupazgAK82RHuiUnv+ Rbx/NUYgTtJah1nvxFr+t6IpVKEeZ98vTFcVctODsMUAY5EHUILufMMt512QuKdkfHJ/ +BEJQt3+yICOWeJJIfCrQZEQGtyfgEO0aObF2EBYts4if1uYzj3gJSny3hMdRJvB0c4Q 6nUm87fvkWPXLqufQ49S6aF8MyP1/7wuf2mC/+u9K7AGIQzwdY+pismbNtrirVXspm00 EKJXsXWZBRY/1nz0yuzc0IM7bl/HQj4GX4uoYY4iahfxqgddMnWem+QQUCnTmXuYgDgc GLZg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=ashTlcfRtPLhp3kB8JNZO04TU5+S6vZUn713PBDKAqw=; fh=KbM/O6EhCBdOO8zR5E2sOe1S43RIgS19ey7aIbiUZlY=; b=dn/vvZ9Sg/TX2NeZI2O86fsGjVoUz3i0En/1wflQ2VJEDTJHjuMikJ2F6iWCqBZcCC Q5bzeYUJbg5XWiGPRXFc1CX3Pj8bTh6Wzv5oCc6WqSNoL0WlXRqRg76NU8r8pvpaK3N6 BCL67wZalTeAJjZChXESxDvJPAUmWfBNxXVc+3VpzultpugfCUA6iNU2WHvt45NNLX6q gOjD8IvN98veJFALLDaxMAemTCbtDvP93GVORv8xb2Nf0m8UuvtRHj9eTS+RN85i3eby a/FFlDRbFk8UBHGIzbtYQ7YUNeLKD0hF6Uv5HGhvvQ/TOSxBrTgsDjlfHylVSyGg7NaU aD5A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=N1TKSdj1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id oq26-20020a170906cc9a00b009930294ae72si8587959ejb.293.2023.08.01.14.19.17; Tue, 01 Aug 2023 14:19:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=N1TKSdj1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231149AbjHAUSU (ORCPT + 99 others); Tue, 1 Aug 2023 16:18:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46566 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230418AbjHAUST (ORCPT ); Tue, 1 Aug 2023 16:18:19 -0400 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6AB372684; Tue, 1 Aug 2023 13:18:17 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 371KIB0I025979; Tue, 1 Aug 2023 15:18:11 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1690921091; bh=ashTlcfRtPLhp3kB8JNZO04TU5+S6vZUn713PBDKAqw=; h=Date:From:To:CC:Subject:References:In-Reply-To; b=N1TKSdj1VuvjtsgVnJgEnE5u1eQbR0a/bh94hbrsVZKZH4En+5QQWaXbrl2NRyUQS m+tY4fWGN2aaGJpqyN+LldAYvsQFHECxYJK6H/KDcjf0ULRyxf+9fZzjlPkJ3k8R+0 uShZaSipe7PPjeFohIeaSNzCfYIOvsLBu0F0kdwk= Received: from DLEE114.ent.ti.com (dlee114.ent.ti.com [157.170.170.25]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 371KIBdt007068 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 1 Aug 2023 15:18:11 -0500 Received: from DLEE111.ent.ti.com (157.170.170.22) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 1 Aug 2023 15:18:11 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE111.ent.ti.com (157.170.170.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 1 Aug 2023 15:18:11 -0500 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 371KIB0Z108278; Tue, 1 Aug 2023 15:18:11 -0500 Date: Tue, 1 Aug 2023 15:18:11 -0500 From: Nishanth Menon To: Udit Kumar CC: , , , , , , , , , Subject: Re: [PATCH] arm64: dts: ti: k3-j784s4-evm: Correct Pin mux offset for ospi Message-ID: <20230801201811.sxf5zsbawpdfvvjf@exquisite> References: <20230801141920.3317697-1-u-kumar1@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: <20230801141920.3317697-1-u-kumar1@ti.com> X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF, RCVD_IN_DNSWL_BLOCKED,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 19:49-20230801, Udit Kumar wrote: > After splitting wkup_pmx pin mux for J784S4 into four regions. > Pin mux offset for OSPI nodes were not updated to align with new > regions, due to this while setting ospi pin muxes out of range > error was seen. > > Pin mux offsets for OSPI nodes are corrected in this patch. > > Fixes: 14462bd0b247 ("arm64: dts: ti: k3-j784s4: Fix wakeup pinmux range and pinctrl node offsets") I think the rename of pinnodes will get in the way of the automatic fixup in stable flow. > Signed-off-by: Udit Kumar > --- > Original test log > https://gist.github.com/uditkumarti/85b5076df99c3019aa56da4268724295 > line 1104 and 1107, out of range error is seen > > Test log with patch > https://gist.github.com/uditkumarti/29b424d0a1527e77947f72d2e8a38f01 > > arch/arm64/boot/dts/ti/k3-j784s4-evm.dts | 31 +++++++++++++++--------- > 1 file changed, 19 insertions(+), 12 deletions(-) > > diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts b/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts > index 7ad152a1b90f..1961cd819f5e 100644 > --- a/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts > +++ b/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts > @@ -379,21 +379,28 @@ J784S4_WKUP_IOPAD(0x020, PIN_INPUT, 0) /* (D34) MCU_OSPI0_D5 */ > J784S4_WKUP_IOPAD(0x024, PIN_INPUT, 0) /* (E34) MCU_OSPI0_D6 */ > J784S4_WKUP_IOPAD(0x028, PIN_INPUT, 0) /* (E33) MCU_OSPI0_D7 */ > J784S4_WKUP_IOPAD(0x008, PIN_INPUT, 0) /* (C34) MCU_OSPI0_DQS */ > - J784S4_WKUP_IOPAD(0x03c, PIN_OUTPUT, 6) /* (C32) MCU_OSPI0_CSn3.MCU_OSPI0_ECC_FAIL */ > - J784S4_WKUP_IOPAD(0x038, PIN_OUTPUT, 6) /* (B34) MCU_OSPI0_CSn2.MCU_OSPI0_RESET_OUT0 */ > + >; > + }; > +}; > + > +&wkup_pmx1 { > + mcu_fss0_ospi0_pins1_default: mcu-fss0-ospi0-default-pins1 { ^^^ and below: > + pinctrl-single,pins = < > + J784S4_WKUP_IOPAD(0x004, PIN_OUTPUT, 6) /* (C32) MCU_OSPI0_ECC_FAIL */ > + J784S4_WKUP_IOPAD(0x000, PIN_OUTPUT, 6) /* (B34) MCU_OSPI0_RESET_OUT0 */ > >; > }; > > - mcu_fss0_ospi1_pins_default: mcu-fss0-ospi1-default-pins { > + mcu_fss0_ospi1_pins_default: mcu-fss0-ospi1-pins-default { Please run your check against https://lore.kernel.org/all/20230721082654.27036-1-tony@atomide.com/ > pinctrl-single,pins = < > - J784S4_WKUP_IOPAD(0x040, PIN_OUTPUT, 0) /* (F32) MCU_OSPI1_CLK */ > - J784S4_WKUP_IOPAD(0x05c, PIN_OUTPUT, 0) /* (G32) MCU_OSPI1_CSn0 */ > - J784S4_WKUP_IOPAD(0x04c, PIN_INPUT, 0) /* (E35) MCU_OSPI1_D0 */ > - J784S4_WKUP_IOPAD(0x050, PIN_INPUT, 0) /* (D31) MCU_OSPI1_D1 */ > - J784S4_WKUP_IOPAD(0x054, PIN_INPUT, 0) /* (G31) MCU_OSPI1_D2 */ > - J784S4_WKUP_IOPAD(0x058, PIN_INPUT, 0) /* (F33) MCU_OSPI1_D3 */ > - J784S4_WKUP_IOPAD(0x048, PIN_INPUT, 0) /* (F31) MCU_OSPI1_DQS */ > - J784S4_WKUP_IOPAD(0x044, PIN_INPUT, 0) /* (C31) MCU_OSPI1_LBCLKO */ > + J784S4_WKUP_IOPAD(0x008, PIN_OUTPUT, 0) /* (F32) MCU_OSPI1_CLK */ > + J784S4_WKUP_IOPAD(0x024, PIN_OUTPUT, 0) /* (G32) MCU_OSPI1_CSn0 */ > + J784S4_WKUP_IOPAD(0x014, PIN_INPUT, 0) /* (E35) MCU_OSPI1_D0 */ > + J784S4_WKUP_IOPAD(0x018, PIN_INPUT, 0) /* (D31) MCU_OSPI1_D1 */ > + J784S4_WKUP_IOPAD(0x01C, PIN_INPUT, 0) /* (G31) MCU_OSPI1_D2 */ > + J784S4_WKUP_IOPAD(0x020, PIN_INPUT, 0) /* (F33) MCU_OSPI1_D3 */ > + J784S4_WKUP_IOPAD(0x010, PIN_INPUT, 0) /* (F31) MCU_OSPI1_DQS */ > + J784S4_WKUP_IOPAD(0x00C, PIN_INPUT, 0) /* (C31) MCU_OSPI1_LBCLKO */ > >; > }; > }; > @@ -437,7 +444,7 @@ &fss { > &ospi0 { > status = "okay"; > pinctrl-names = "default"; > - pinctrl-0 = <&mcu_fss0_ospi0_pins_default>; > + pinctrl-0 = <&mcu_fss0_ospi0_pins_default>, <&mcu_fss0_ospi0_pins1_default>; > > flash@0 { > compatible = "jedec,spi-nor"; > -- > 2.34.1 > -- Regards, Nishanth Menon Key (0xDDB5849D1736249D) / Fingerprint: F8A2 8693 54EB 8232 17A3 1A34 DDB5 849D 1736 249D