Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   "Rabara, Niravkumar L" <niravkumar.l.rabara@intel.com>
To:     Conor Dooley <conor.dooley@microchip.com>
CC:     "Ng, Adrian Ho Yin" <adrian.ho.yin.ng@intel.com>,
        "andrew@lunn.ch" <andrew@lunn.ch>,
        "conor+dt@kernel.org" <conor+dt@kernel.org>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "dinguyen@kernel.org" <dinguyen@kernel.org>,
        "krzysztof.kozlowski+dt@linaro.org" 
        <krzysztof.kozlowski+dt@linaro.org>,
        "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "Turquette, Mike" <mturquette@baylibre.com>,
        "netdev@vger.kernel.org" <netdev@vger.kernel.org>,
        "p.zabel@pengutronix.de" <p.zabel@pengutronix.de>,
        "richardcochran@gmail.com" <richardcochran@gmail.com>,
        "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "sboyd@kernel.org" <sboyd@kernel.org>,
        "wen.ping.teh@intel.com" <wen.ping.teh@intel.com>
Subject: RE: [PATCH v3 3/5] dt-bindings: clock: add Intel Agilex5 clock
 manager
Thread-Topic: [PATCH v3 3/5] dt-bindings: clock: add Intel Agilex5 clock
 manager
Thread-Index: AQHZxO2EG7JC9WACGEGbHiM1L/cLLK/WlK6AgAAB8WA=
Date:   Wed, 2 Aug 2023 07:14:32 +0000
Message-ID: <DM6PR11MB3291627AB955685C345F7B71A20BA@DM6PR11MB3291.namprd11.prod.outlook.com>
References: <20230801010234.792557-4-niravkumar.l.rabara@intel.com>
 <20230802025842.1260345-1-niravkumar.l.rabara@intel.com>
 <20230802-reuse-diffusion-d41ed8175390@wendy>
In-Reply-To: <20230802-reuse-diffusion-d41ed8175390@wendy>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?b88DEIsSuFKJWOCH/kh+FT/4lXkCemk6/yQwkb00KmE1Au2pizEOugHye/Nj?=
 =?us-ascii?Q?9nDApMiINLQ5esZLR9du6u1b+XNNi5mYaIeJ0k0CMtKkNmlSG1gdWf1DkuEh?=
 =?us-ascii?Q?ehxF41onbe2JQAdqIKalmTxZ34BU+Fnav2J++5uSQaeZaxL67KgTeCYWQcFq?=
 =?us-ascii?Q?c538zcneSYUJmxw0Mx2Mk+JooVa5eJgKI+cxSfrrVqv8OR84eR3AmhD2sS2d?=
 =?us-ascii?Q?zwhAeD0zofLeteZxJ+l+YBhtgQWLyFioe5mgkC7EhMUv7G6C3TWkAa6xRAVm?=
 =?us-ascii?Q?/ZkQaL7G1GfN0rmdYkWa+0ceuJySvPepcpCKQog7Tp9jaf5APmbr7PVWuNOc?=
 =?us-ascii?Q?bv6uVMuKw5u42GO9TThlqtLhitWLFX/kodXgu3gPAKAXVXHcYmEu2Y86U9Z/?=
 =?us-ascii?Q?JTVe43P0vsgYvjO2Gl6aPVHww0VxQHit66ovjceQXbEBgMGnxPuSXCh47kRB?=
 =?us-ascii?Q?hWrigI0o7CUXzifGzEXw7f7g5Mkim73sW5k+X5431DuZCvYYYYVJZP2z3vD8?=
 =?us-ascii?Q?7ZPFs06ecB2qhLqQSrV6KhWu7zPZ91vVUdS8De/n/KqlJOY71Z3mAX9ZIHet?=
 =?us-ascii?Q?PBKH6MsoyMBwR6zQ7014mdk5TLK6wz1aQ8B3bhxpKOpz9DrLBl5pFcaZOuAa?=
 =?us-ascii?Q?3cp41Zlg2sK+NVp1SvykIuf0SC6WFprHEwZv0j0ynCoifue4MVTZ9M2Tzu55?=
 =?us-ascii?Q?5dV4hjpSSB/t6LHexJ9823sA8kHmB3dM0/Cb/shqcaWh3nSq9yJyCRwr9NfE?=
 =?us-ascii?Q?9LzlVNjuZGSXJPGfhhI61/jE8l6JvwpOtbtiakF4RbWRMoNjPRBo9bIr4WJp?=
 =?us-ascii?Q?x2df3wFYqB7LqHefV5EcSP1PJFlaItSBq8x0ZT2I/fymJeYVpb7hIZd29Ehd?=
 =?us-ascii?Q?sizLBTP3FWbMnDBxLSHf/VHMvVhsGx6/UChNi79zlH4ltO1foCzzSsavsCs9?=
 =?us-ascii?Q?E4+ZH3IGAybbr1Xnm/04nAqrfVMtyDLKMQCvpWM4eeWdhhI8pdwE2Wb8L0UU?=
 =?us-ascii?Q?vYBMdfRSLXJG/Ni/Wyx1KNBUHg7f8hMtfw2ZmaXAkXKzuAcRKNklVL69r3tv?=
 =?us-ascii?Q?lnv1z2ByEWIyAJzeJVX5dsufzrOWEibW7wXNpMQjXh+MVjyQJQfsur4y/aMB?=
 =?us-ascii?Q?7qm6WrBVeixH/tuzi1ts6QamJGiYoLE0+EgspTyES7WnoSadv3yq5EZ7xHHV?=
 =?us-ascii?Q?+2MyFMD3sKCYEs+AVoTGoqcxDZsBGIXlg7Z8MrIVYP7ttzeClJa3WrD7a1Fd?=
 =?us-ascii?Q?atDpr0POs/apqofgKzXN35idVNqsAwWQN3BBpaeFzc8ACiZi+++YArZhXP2Y?=
 =?us-ascii?Q?IAH5RLFC5dfANVUIwb/klvr145cVTC58Z6TFDW3208m4m3KoqU0F5JYntB6N?=
 =?us-ascii?Q?BkLEbGmt5rIu84whGnfFBc5j3rATehsG46+5Tf4HlAr1mYD8tvpziuTApKoN?=
 =?us-ascii?Q?k81GplTVKm586RXdvNuz+JXdYsjt3g2lyRausqd2X8WbCl9e+TVCxDXLm+AX?=
 =?us-ascii?Q?8H7vwqx/xB4sLztFEieDpkrCDgXYKMvn1XcZB2DJSJsNtXIQ+19VG1m1a8yR?=
 =?us-ascii?Q?NQyIU//oLjWp+N99n4Gnh3xTk7TRtaz38GqWB3zkVwDJqZGJCmGUraP5/WpL?=
 =?us-ascii?Q?Xw=3D=3D?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM6PR11MB3291.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 0cac37c6-ec53-4025-fbcf-08db93281ee2
X-MS-Exchange-CrossTenant-originalarrivaltime: 02 Aug 2023 07:14:32.9188
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: I275LfQg9TzGwxSwaVwkGJkdkQP01dDYyKSYMe8XsS8NxlfCCLLkgg8FD1OKpGmB5nFERvl8F7XOTNL3Zj2rb5egoJELRTB6GZ2J/7pC7Vg=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS7PR11MB7691
X-OriginatorOrg: intel.com
X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,
        SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org


> -----Original Message-----
> From: Conor Dooley <conor.dooley@microchip.com>
> Sent: Wednesday, 2 August, 2023 3:02 PM
> To: Rabara, Niravkumar L <niravkumar.l.rabara@intel.com>
> Cc: Ng, Adrian Ho Yin <adrian.ho.yin.ng@intel.com>; andrew@lunn.ch;
> conor+dt@kernel.org; devicetree@vger.kernel.org; dinguyen@kernel.org;
> krzysztof.kozlowski+dt@linaro.org; linux-clk@vger.kernel.org; linux-
> kernel@vger.kernel.org; Turquette, Mike <mturquette@baylibre.com>;
> netdev@vger.kernel.org; p.zabel@pengutronix.de;
> richardcochran@gmail.com; robh+dt@kernel.org; sboyd@kernel.org;
> wen.ping.teh@intel.com
> Subject: Re: [PATCH v3 3/5] dt-bindings: clock: add Intel Agilex5 clock
> manager
>=20
> On Wed, Aug 02, 2023 at 10:58:42AM +0800, niravkumar.l.rabara@intel.com
> wrote:
> > From: Niravkumar L Rabara <niravkumar.l.rabara@intel.com>
> >
> > Add clock ID definitions for Intel Agilex5 SoCFPGA.
> > The registers in Agilex5 handling the clock is named as clock manager.
> >
> > Signed-off-by: Teh Wen Ping <wen.ping.teh@intel.com>
> > Reviewed-by: Dinh Nguyen <dinguyen@kernel.org>
> > Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
> > Signed-off-by: Niravkumar L Rabara <niravkumar.l.rabara@intel.com>
>=20
> Damn, I was too late - you already sent a v3 :/
>=20
> However, there only seems to be a v3 of this one patch and it was sent in
> reply to the v2 series? The normal thing to do is resend the entire serie=
s, not
> just one patch, as a new thread. Not using a new thread may make it harde=
r
> to apply & will also bury the email in people's mailboxes that use things=
 like
> mutt. A single patch as a reply is also confusing, as the rest of the v3 =
looks like
> it is missing!
>=20
> Thanks,
> Conor.

Sorry I made a mistake.=20
Should I send out entire series with PATCH v3 subject? Or should I wait for=
 review comment on remaining patches and then send entire series with rewor=
k and  subject prefix PATCH v3?=20

Thanks,
Nirav